1. Home
  2. Proceedings
  3. FCCM
  4. FCCM 2002
Default Cover Image

Field-Programmable Custom Computing Machines, Annual IEEE Symposium on

Sept. 22 2002 to Sept. 24 2002

Napa, California

ISSN: 1082-3409

ISBN: 0-7695-1801-X

Table of Contents

Proceedings 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2002Freely available from IEEE.
Introduction
Conference OrganizersFreely available from IEEE.pp. x
Session 1: Applications I
Image Registration of Real-Time Video Data Using the SONIC Reconfigurable Computer PlatformFull-text access may be available. Sign in or learn about subscription options.pp. 3
by Wim J. C. Melis, Peter Y. K. Cheung, Wayne Luk
Session 1: Applications I
A Massively Parallel RC4 Key Search EngineFull-text access may be available. Sign in or learn about subscription options.pp. 13
by K. H. Tsoi, K. H. Lee, P. H. W. Leong
Session 1: Applications I
An FPGA Implementation of Triangle Mesh DecompressionFull-text access may be available. Sign in or learn about subscription options.pp. 22
by Tulika Mitra, Tzi-cker Chiueh
Session 2: Networking I
Single-Chip Gigabit Mixed-Version IP Router on Virtex-II ProFull-text access may be available. Sign in or learn about subscription options.pp. 35
by Gordon Brebner
Session 2: Networking I
Control and Configuration Software for a Reconfigurable Networking Hardware PlatformFull-text access may be available. Sign in or learn about subscription options.pp. 45
by Todd S. Sproull, John W. Lockwood, David E. Taylor
Session 3: Tool I
Peer-to-Peer Hardware-Software Interfaces for Reconfigurable FabricsFull-text access may be available. Sign in or learn about subscription options.pp. 57
by Mihai Budiu, Mahim Mishra, Ashwin R. Bharambe, Seth Copen Goldstein
Session 3: Tool I
PAM-Blox II: Design and Evaluation of C++ Module Generation for Computing with FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 67
by Oskar Mencer
Session 3: Tool I
Coarse-Grain Pipelining on Multiple FPGA ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 77
by Heidi Ziegler, Byoungro So, Mary Hall, Pedro C. Diniz
Session 4: Template Matching
FPGA-Based Template Matching Using Distance TransformsFull-text access may be available. Sign in or learn about subscription options.pp. 89
by S. Hezel, A. Kugel, R. Männer, D. M. Gavrila
Session 4: Template Matching
Reconfigurable Shape-Adaptive Template Matching ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 98
by Jörn Gause, Peter Y.K. Cheung, Wayne Luk
Session 5: Networking II
Assisting Network Intrusion Detection with Reconfigurable HardwareFull-text access may be available. Sign in or learn about subscription options.pp. 111
by B. L. Hutchings, R. Franklin, D. Carver
Session 5: Networking II
GRIP: A Reconfigurable Architecture for Host-Based Gigabit-Rate Packet ProcessingFull-text access may be available. Sign in or learn about subscription options.pp. 121
by Peter Bellows, Jaroslav Flidr, Tom Lehman, Brian Schott, Keith D. Underwood
Session 5: Networking II
Design and Analysis of a Layer Seven Network Processor Accelerator Using Reconfigurable LogicFull-text access may be available. Sign in or learn about subscription options.pp. 131
by Gokhan Memik, Seda Ogrenci Memik, William H. Mangione-Smith
Session 6: Architecture I
Using On-Chip Configurable Logic to Reduce Embedded System Software EnergyFull-text access may be available. Sign in or learn about subscription options.pp. 143
by Greg Stitt, Brian Grattan, Jason Villarreal, Frank Vahid
Session 6: Architecture I
Queue Machines: Hardware Compilation in HardwareFull-text access may be available. Sign in or learn about subscription options.pp. 152
by Herman Schmit, Benjamin Levine, Benjamin Ylvisaker
Session 7: Applications II
Custom Computing Machines for the Set Covering ProblemFull-text access may be available. Sign in or learn about subscription options.pp. 163
by Christian Plessl, Marco Platzner
Session 7: Applications II
Analysis and Implementation of the Discrete Element Method Using a Dedicated Highly Parallel Architecture in Reconfigurable ComputingFull-text access may be available. Sign in or learn about subscription options.pp. 173
by B. Carrión Schäfer, S. F. Quigley, A. H. C. Chan
Session 7: Applications II
Using Floating-Point Arithmetic on FPGAs to Accelerate Scientific N-Body SimulationsFull-text access may be available. Sign in or learn about subscription options.pp. 182
by Gerhard Lienhart, Andreas Kugel, Reinhard Männer
Session 8: Architecture II
Mobile Memory: Improving Memory Locality in Very Large Reconfigurable FabricsFull-text access may be available. Sign in or learn about subscription options.pp. 195
by Rong Yan, Seth C. Goldstein
Session 8: Architecture II
Hardware-Assisted Fast RoutingFull-text access may be available. Sign in or learn about subscription options.pp. 205
by André DeHon, Randy Huang, John Wawrzynek
Session 9: Tools II
Optimum Wordlength AllocationFull-text access may be available. Sign in or learn about subscription options.pp. 219
by George A. Constantinides, Peter Y. K. Cheung, Wayne Luk
Session 9: Tools II
Pr?cis: A Design-Time Precision Analysis ToolFull-text access may be available. Sign in or learn about subscription options.pp. 229
by Mark L. Chang, Scott Hauck
Session 9: Tools II
Fast Area Estimation to Support Compiler Optimizations in FPGA-Based Reconfigurable SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 239
by Dhananjay Kulkarni, Walid A. Najjar, Robert Rinker, Fadi J. Kurdahi
Session 10: Image Compression
Hyperspectral Image Compression on Reconfigurable PlatformsFull-text access may be available. Sign in or learn about subscription options.pp. 251
by Thomas W. Fry, Scott Hauck
Session 10: Image Compression
MPEG-Compliant Entropy Decoding on FPGA-Augmented TriMedia/CPU64Full-text access may be available. Sign in or learn about subscription options.pp. 261
by Mihai Sima, Sorin Cotofana, Stamatis Vassiliadis, Jos T. J. van Eijndhoven, Kees Vissers
Poster Session 1
On Sparse Matrix-Vector Multiplication with FPGA-Based SystemFull-text access may be available. Sign in or learn about subscription options.pp. 273
by Hossam ElGindy, Yen-Liang Shue
Poster Session 1
Implementing a Simple Continuous Speech Recognition System on an FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 275
by S. J. Melnikoff, S. F. Quigley, M. J. Russell
Poster Session 1
RACER — A Rapid Prototyping Accelerator for Pulsed Neural NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 277
by Cyprian Grassmann, Joachim K. Anlauf
Poster Session 1
Accelerating Radiosity Calculations Using Reconfigurable PlatformsFull-text access may be available. Sign in or learn about subscription options.pp. 279
by Henry Styles, Wayne Luk
Poster Session 1
On Implementing a Configware/Software SAT SolverFull-text access may be available. Sign in or learn about subscription options.pp. 282
by N. A. Reis, J. T. de Sousa
Poster Session 1
Reconfigurable Object Detection in FLIR Image SequencesFull-text access may be available. Sign in or learn about subscription options.pp. 284
by Jonathan E. Scalera, Creed F. Jones III, Maneesh Soni, Mark B. Bucciero, Peter M. Athanas, A. Lynn Abbott, Amitabh Mishra
Poster Session 1
TCP-Stream Reassembly and State Tracking in HardwareFull-text access may be available. Sign in or learn about subscription options.pp. 286
by Marc Necker, Didier Contis, David Schimmel
Poster Session 2
Fast and Guaranteed C Compilation onto the PACT-XPP™ Reconfigurable Computing PlatformFull-text access may be available. Sign in or learn about subscription options.pp. 291
by João M. P. Cardoso, Markus Weinhardt
Poster Session 2
Module Generators Driving the Compilation for Adaptive Computing SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 293
by Andreas Koch, Nico Kasprzyk
Poster Session 2
System-Level Modelling and Implementation Technique for Run-Time Reconfigurable SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 295
by Tero Rissa, Milan Vasilko, Jarkko Niittylahti
Poster Session 2
Tabu Search with Intensification Strategy for Functional Partitioning in Hardware-Software CodesignFull-text access may be available. Sign in or learn about subscription options.pp. 297
by Theerayod Wiangtong, Peter Y. K. Cheung, Wayne Luk
Poster Session 2
Automatic Latency-Optimal Design of FPGA-Based Systolic ArraysFull-text access may be available. Sign in or learn about subscription options.pp. 299
by J. Greg Nash
Poster Session 2
Compiling ATR Probing Codes for Execution on FPGA HardwareFull-text access may be available. Sign in or learn about subscription options.pp. 301
by W. Böhm, R. Beveridge, B. Draper, C. Ross, M. Chawathe, W. Najjar
Poster Session 2
The Effects of Datapath Placement and C-Slow Retiming on Three Computational BenchmarksFull-text access may be available. Sign in or learn about subscription options.pp. 303
by Nicholas Weaver, John Wawrzynek
Poster Session 3
A Scalable FPGA-Based Custom Computing Machine for a Medical Image ProcessingFull-text access may be available. Sign in or learn about subscription options.pp. 307
by Takashi Yokota, Masamichi Nagafuchi, Yoshito Mekada, Tsutomu Yoshinaga, Kanemitsu Ootsu, Takanobu Baba
Poster Session 3
The Design of the Amalgam Reconfigurable ClusterFull-text access may be available. Sign in or learn about subscription options.pp. 309
by Joshua D. Walstrom, Jeffrey J. Cook, Derek B. Gottlieb, Steve Ferrera, Chi-Wei Wang, Nicholas P. Carter
Poster Session 3
Mapping Algorithms to the Amalgam Programmable-Reconfigurable ProcessorFull-text access may be available. Sign in or learn about subscription options.pp. 311
by Jeffrey J. Cook, Derek B. Gottlieb, Joshua D. Walstrom, Steven Ferrera, Chi-Wei Wang, Nicholas P. Carter
Poster Session 4
Customising Floating-Point DesignsFull-text access may be available. Sign in or learn about subscription options.pp. 315
by Altaf Abdul Gaffar, Wayne Luk, Peter Y. K. Cheung, Nabeel Shirazi
Poster Session 4
Mapping Multi-Mode Circuits to LUT-Based FPGA Using Embedded MUXesFull-text access may be available. Sign in or learn about subscription options.pp. 318
by Tim Courtney, Richard Turner, Roger Woods
Author Index
Author IndexFreely available from IEEE.pp. 321
Showing 47 out of 47