1. Home
  2. Proceedings
  3. FCCM
  4. FCCM 2009
Default Cover Image

Field-Programmable Custom Computing Machines, Annual IEEE Symposium on

Apr. 5 2009 to Apr. 7 2009

Napa, California

ISBN: 978-0-7695-3716-0

Table of Contents

Conference InformationFreely available from IEEE.pp. ix-xv
Papers
High­End Reconfigurable Systems for Fast Windows' Password CrackingFull-text access may be available. Sign in or learn about subscription options.pp. 287-290
Papers
[Copyright notice]Freely available from IEEE.pp. iv
Papers
Table of contentsFreely available from IEEE.pp. v-viii
Papers
Title Page iFreely available from IEEE.pp. i
Papers
Title Page iiiFreely available from IEEE.pp. iii
Papers
On-Orbit Flight Results from the Reconfigurable Cibola Flight Experiment Satellite (CFESat)Full-text access may be available. Sign in or learn about subscription options.pp. 3-10
by Michael Caffrey, Keith Morgan, Diane Roussel-Dupre, Scott Robinson, Anthony Nelson, Anthony Salazar, Michael Wirthlin, William Howes, Daniel Richins
Papers
Accelerating Cosmological Data Analysis with FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 11-18
by Volodymyr V. Kindratenko, Robert J. Brunner
Papers
FPGA Design Analysis of the Clustering Algorithm for the CERN Large Hadron ColliderFull-text access may be available. Sign in or learn about subscription options.pp. 19-26
by Anthony Gregerson, Amin Farmahini-Farahani, Ben Buchli, Steve Naumov, Michail Bachtis, Katherine Compton, Michael Schulte, Wesley H. Smith, Sridhara Dasu
Papers
Accelerating Quadrature Methods for Option ValuationFull-text access may be available. Sign in or learn about subscription options.pp. 29-36
by Anson H.T. Tse, David B. Thomas, Wayne Luk
Papers
Accelerating SPICE Model-Evaluation using FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 37-44
by Nachiket Kapre, André DeHon
Papers
FPGA Accelerated Simulation of Biologically Plausible Spiking Neural NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 45-52
by David Thomas, Wayne Luk
Papers
Generic Software Framework for Adaptive Applications on FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 55-62
by Suhaib A. Fahmy, Jörg Lotze, Juanjo Noguera, Linda Doyle, Robert Esser
Papers
Block, Drop or Roll(back): Alternative Preemption Methods for RH Multi-TaskingFull-text access may be available. Sign in or learn about subscription options.pp. 63-70
by Kyle Rupnow, Wenyin Fu, Katherine Compton
Papers
Size-Reconfiguration Delay Tradeoffs for a Class of DSP Blocks in Multi-mode Communication SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 71-78
by Amir Hossein Gholamipour, Hamid Eslami, Ahmed Eltawil, Fadi Kurdahi
Papers
CAAD BLASTP: NCBI BLASTP Accelerated with FPGA-Based Accelerated Pre-FilteringFull-text access may be available. Sign in or learn about subscription options.pp. 81-87
by Jin H. Park, Yunfei Qiu, Martin C. Herbordt
Papers
RC-BLASTn: Implementation and Evaluation of the BLASTn Scan FunctionFull-text access may be available. Sign in or learn about subscription options.pp. 88-95
by Siddhartha Datta, Parag Beeraka, Ron Sass
Papers
Multi-Core Architecture on FPGA for Large Dictionary String MatchingFull-text access may be available. Sign in or learn about subscription options.pp. 96-103
by Qingbo Wang, Viktor K. Prasanna
Papers
Memory-Efficient Pipelined Architecture for Large-Scale String MatchingFull-text access may be available. Sign in or learn about subscription options.pp. 104-111
by Yi-Hua Edward Yang, Viktor K. Prasanna
Papers
A Massively Parallel FPGA-Based Coprocessor for Support Vector MachinesFull-text access may be available. Sign in or learn about subscription options.pp. 115-122
by Srihari Cadambi, Igor Durdanovic, Venkata Jakkula, Murugan Sankaradass, Eric Cosatto, Srimat Chakradhar, Hans Peter Graf
Papers
Application Specific Customization and Scalability of Soft MultiprocessorsFull-text access may be available. Sign in or learn about subscription options.pp. 123-130
by Deepak Unnikrishnan, Jia Zhao, Russell Tessier
Papers
Benchmarking Reconfigurable Architectures in the Mobile DomainFull-text access may be available. Sign in or learn about subscription options.pp. 131-138
by Peter Jamieson, Tobias Becker, Wayne Luk, Peter Y.K. Cheung, Tero Rissa, Teemu Pitkänen
Papers
Optical Flow on the Ambric Massively Parallel Processor Array (MPPA)Full-text access may be available. Sign in or learn about subscription options.pp. 141-148
by Brad Hutchings, Brent Nelson, Stephen West, Reed Curtis
Papers
Real-Time Fisheye Lens Distortion Correction Using Automatically Generated Streaming AcceleratorsFull-text access may be available. Sign in or learn about subscription options.pp. 149-156
by Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan Linzmeier
Papers
FPGA-based Monte Carlo Computation of Light Absorption for Photodynamic Cancer TherapyFull-text access may be available. Sign in or learn about subscription options.pp. 157-164
by Jason Luu, Keith Redmond, William Lo, Paul Chow, Lothar Lilge, Jonathan Rose
Papers
Scalable High Throughput and Power Efficient IP-Lookup on FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 167-174
by Hoang Le, Viktor K. Prasanna
Papers
Architectural Comparison of Instruments for Transaction Level Monitoring of FPGA-Based Packet Processing SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 175-182
by Paul Edward McKechnie, Michaela Blott, Wim A. Vanderbauwhede
Papers
A Fine-grained Pipelined Implementation of the LINPACK Benchmark on FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 183-190
by Guiming Wu, Yong Dou, Yuanwu Lei, Jie Zhou, Miao Wang, Jingfei Jiang
Papers
Compact and Flexible Microcoded Elliptic Curve Processor for Reconfigurable DevicesFull-text access may be available. Sign in or learn about subscription options.pp. 193-200
by Samuel Antão, Ricardo Chaves, Leonel Sousa
Papers
Non-Preconditioned Conjugate Gradient on Cell and FPGA Based Hybrid Supercomputer NodesFull-text access may be available. Sign in or learn about subscription options.pp. 201-208
by David DuBois, Andrew DuBois, Thomas Boorman, Carolyn Connor
Papers
More Flops or More Precision? Accuracy Parameterizable Linear Equation Solvers for Model Predictive ControlFull-text access may be available. Sign in or learn about subscription options.pp. 209-216
by Antonio Roldao-Lopes, Amir Shahzad, George A. Constantinides, Eric C. Kerrigan
Papers
In-situ FPGA Debug Driven by On-Board MicrocontrollerFull-text access may be available. Sign in or learn about subscription options.pp. 219-222
by Zachary K. Baker, Joshua S. Monson
Papers
Exploiting Matrix Symmetry to Improve FPGA-Accelerated Conjugate GradientFull-text access may be available. Sign in or learn about subscription options.pp. 223-226
by Jason D. Bakos, Krishna K. Nagar
Papers
Accelerating the Gauss-Seidel Power Flow Solver on a High Performance Reconfigurable ComputerFull-text access may be available. Sign in or learn about subscription options.pp. 227-230
by Jong-Ho Byun, Arun Ravindran, Arindam Mukherjee, Bharat Joshi, David Chassin
Papers
Evaluation of Static Analysis Techniques for Fixed-Point Precision OptimizationFull-text access may be available. Sign in or learn about subscription options.pp. 231-234
by Jason Cong, Karthik Gururaj, Bin Liu, Chunyue Liu, Zhiru Zhang, Sheng Zhou, Yi Zou
Papers
A Packet Generator on the NetFPGA PlatformFull-text access may be available. Sign in or learn about subscription options.pp. 235-238
by G. Adam Covington, Glenn Gibb, John W. Lockwood, Nick Mckeown
Papers
Shared Memory Cache Organizations for Reconfigurable Computing SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 239-242
by Philip Garcia, Katherine Compton
Papers
Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 243-246
by Rafael Garcia, Ann Gordon-Ross, Alan D. George
Papers
[Roster]Freely available from IEEE.pp. 310
Papers
Efficient Mapping of Hardware Tasks on Reconfigurable Computers Using Libraries of Architecture VariantsFull-text access may be available. Sign in or learn about subscription options.pp. 247-250
by Miaoqing Huang, Vikram K. Narayana, Tarek El-Ghazawi
Papers
Minimizing Internal Fragmentation by Fine-Grained Two-Dimensional Module Placement for Runtime Reconfiguralble SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 251-254
by Dirk Koch, Christian Beckhoff, Jürgen Teich
Papers
Acceleration and Energy Efficiency of a Geometric Algebra Computation using Reconfigurable Computers and GPUsFull-text access may be available. Sign in or learn about subscription options.pp. 255-258
by Holger Lange, Florian Stock, Andreas Koch, Dietmar Hildenbrand
Papers
FPGA Floating Point Datapath CompilerFull-text access may be available. Sign in or learn about subscription options.pp. 259-262
by Martin Langhammer, Tom VanCourt
Papers
A Parameterized Stereo Vision Core for FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 263-266
by Stephen Longfield Jr., Mark L. Chang
Papers
FPGA Implementation of a Single-Precision Floating-Point Multiply-Accumulator with Single-Cycle AccumulationFull-text access may be available. Sign in or learn about subscription options.pp. 267-270
by Arun Paidimarri, Alessandro Cevrero, Philip Brisk, Paolo Ienne
Papers
AIREN: A Novel Integration of On-Chip and Off-Chip FPGA NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 271-274
by Andrew G. Schmidt, William V. Kritikos, Rahul R. Sharma, Ron Sass
Papers
IMORC: Application Mapping, Monitoring and Optimization for High-Performance Reconfigurable ComputingFull-text access may be available. Sign in or learn about subscription options.pp. 275-278
by Tobias Schumacher, Christian Plessl, Marco Platzner
Papers
Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA AcceleratorsFull-text access may be available. Sign in or learn about subscription options.pp. 279-282
by Joon Edward Sim, Weng-Fai Wong, Jürgen Teich
Papers
Employment of Reduced Precision Redundancy for Fault Tolerant FPGA ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 283-286
by Margaret A. Sullivan, Herschel H. Loomis, Alan A. Ross
Papers
Application Experiments: MPPA and FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 291-294
by Philip Top, Maya Gokhale
Papers
FPGA Implementation of the Interior-Point Algorithm with Applications to Collision DetectionFull-text access may be available. Sign in or learn about subscription options.pp. 295-298
by Chih-Hung Wu, Seda Ogrenci Memik, Sanjay Mehrotra
Papers
Design Exploration for FPGA-Based Multiprocessor Architecture: JPEG Encoding Case StudyFull-text access may be available. Sign in or learn about subscription options.pp. 299-302
by Jason Wu, John Williams, Neil Bergmann, Peter Sutton
Papers
An FPGA Implementation for Solving Least Square ProblemFull-text access may be available. Sign in or learn about subscription options.pp. 303-306
by Depeng Yang, Gregory D. Peterson, Husheng Li, Junqing Sun
Papers
Author IndexFreely available from IEEE.pp. 307-309
Showing 54 out of 54