Join Us
Sign In
My Subscriptions
Magazines
Journals
Video Library
Conference Proceedings
Individual CSDL Subscriptions
Institutional CSDL Subscriptions
Resources
Career Center
Tech News
Resource Center
Press Room
Advertising
Librarian Resources
IEEE.org
Help
About Us
Career Center
Cart
Create Account
Sign In
Toggle navigation
My Subscriptions
Browse Content
Resources
All
Home
Proceedings
SLIP
SLIP 2011
Generate Citations
International Workshop on System Level Interconnect Prediction
June 5 2011 to June 5 2011
San Diego, CA, USA
ISBN: 978-1-4577-1240-1
Table of Contents
Papers
Architecture and performance evaluation of 3D CMOS-NEM FPGA
Full-text access may be available. Sign in or learn about subscription options.
pp. 1-8
by
Chen Dong
,
Chen Chen
,
Subhasish Mitra
,
Deming Chen
Table of content
Freely available from IEEE.
pp. 1-3
Papers
Reducing energy and increasing performance with traffic optimization in many-core systems
Full-text access may be available. Sign in or learn about subscription options.
pp. 1-7
by
George B. P. Bezerra
,
Stephanie Forrest
,
Payman Zarkesh-Ha
Papers
Interface optimization for improved routability in chip-package-board co-design
Full-text access may be available. Sign in or learn about subscription options.
pp. 1-8
by
Tilo Meister
,
Jens Lienig
,
Gisbert Thomke
Papers
Stability and scalability in global routing
Full-text access may be available. Sign in or learn about subscription options.
pp. 1-6
by
Sung Kyu Han
,
Kwangok Jeong
,
Andrew B. Kahng
,
Jingwei Lu
Papers
Toward PDN resource estimation: A law of general power density
Full-text access may be available. Sign in or learn about subscription options.
pp. 1-6
by
Kwangok Jeong
,
Andrew B. Kahng
Papers
System interconnect design exploration for embedded MPSoCs
Full-text access may be available. Sign in or learn about subscription options.
pp. 1-8
by
Chen-Ling Chou
,
Radu Marculescu
,
Umit Ogras
,
Satrajit Chatterjee
,
Michael Kishinevsky
,
Dmitrii Loukianov
Papers
Distributed power network co-design with on-chip power supplies and decoupling capacitors
Full-text access may be available. Sign in or learn about subscription options.
pp. 1-5
by
Selcuk Kose
,
Eby G. Friedman
Papers
Impact of nano-scale through-silicon vias on the quality of today and future 3D IC designs
Full-text access may be available. Sign in or learn about subscription options.
pp. 1-8
by
Dae Hyun Kim
,
Suyoun Kim
,
Sung Kyu Lim
Papers
A SAT-based routing algorithm for cross-referencing biochips
Full-text access may be available. Sign in or learn about subscription options.
pp. 1-7
by
Ping-Hung Yuh
,
Cliff Chiung-Yu Lin
,
Tsung-Wei Huang
,
Tsung-Yi Ho
,
Chia-Lin Yang
,
Yao-Wen Chang
Papers
Mobile system considerations for SDRAM interface trends
Full-text access may be available. Sign in or learn about subscription options.
pp. 1-8
by
Andrew B. Kahng
,
Vaishnav Srinivas
Papers
Performance and power analysis of through silicon via based 3D IC integration
Full-text access may be available. Sign in or learn about subscription options.
pp. 1
by
Youngmin Kim
,
Myunghwan Ryu
,
Hung Viet Nguyen
Papers
Simulation based study of on-chip antennas for a reconfigurable hybrid 2D wireless network-on-chip
Full-text access may be available. Sign in or learn about subscription options.
pp. 1
by
B. Taskin
,
A. More
Papers
Wirelength and congestion estimation for routability-driven placement
Full-text access may be available. Sign in or learn about subscription options.
pp. 1
by
Laleh Behjat
,
Logan Rakai
,
Yang Yang Li
,
Bill Swartz
Showing 14 out of 14