Default Cover Image

Proceedings 1997 International Conference on Parallel Architectures and Compilation Techniques

Nov. 11 1997 to Nov. 15 1997

San Francisco, CA

ISSN: 1089-795X

ISBN: 0-8186-8090-3

Table of Contents

SESSION I. ANALYSIS AND CODE OPTIMIZATIONS: CHAIR: K. Pingali
Locality Analysis For Parallel C ProgramsFull-text access may be available. Sign in or learn about subscription options.pp. 2
SESSION I. ANALYSIS AND CODE OPTIMIZATIONS: CHAIR: K. Pingali
Heap Analysis And Optimizations For Threaded ProgramsFull-text access may be available. Sign in or learn about subscription options.pp. 14
SESSION I. ANALYSIS AND CODE OPTIMIZATIONS: CHAIR: K. Pingali
Interprocedural Distribution Assignment Placement: More Than Just Enhancing Intraprocedural Placing TechniquesFull-text access may be available. Sign in or learn about subscription options.pp. 26
SESSION II. NETWORKS/COMMUNICATION OPTIMIZATION: CHAIR: S. Evripidou
The Effect of Limited Network Bandwidth and its Utilization by Latency Hiding Techniques in Large-scale Shared Memory SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 40
SESSION II. NETWORKS/COMMUNICATION OPTIMIZATION: CHAIR: S. Evripidou
Efficient Personalized Communication on Wormhole NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 52
SESSION II. NETWORKS/COMMUNICATION OPTIMIZATION: CHAIR: S. Evripidou
Empirical Evaluation Of Deterministic And Adaptive Routing With Constant-Area RoutersFull-text access may be available. Sign in or learn about subscription options.pp. 64
SESSION III. ILP OPTIMIZATION/CODE SCHEDULING: CHAIR: M. Valero
A Register Pressure Sensitive Instruction Scheduler for Dynamic Issue ProcessorsFull-text access may be available. Sign in or learn about subscription options.pp. 78
SESSION III. ILP OPTIMIZATION/CODE SCHEDULING: CHAIR: M. Valero
A Parallel Algorithm For Compile-Time Scheduling Of Parallel Programs On MultiprocessorsFull-text access may be available. Sign in or learn about subscription options.pp. 90
SESSION III. ILP OPTIMIZATION/CODE SCHEDULING: CHAIR: M. Valero
Path Profile Guided Partial Dead Code Elimination Using PredicationFull-text access may be available. Sign in or learn about subscription options.pp. 102
SESSION IV. SHORT PAPERS PRESENTATIONS: CHAIR: G. Egan
The PROMIS Compiler PrototypeFull-text access may be available. Sign in or learn about subscription options.pp. 116
SESSION IV. SHORT PAPERS PRESENTATIONS: CHAIR: G. Egan
Improving the Memory Bandwidth of Highly-Integrated, Wide-Issue, Microprocessor-Based SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 126
SESSION IV. SHORT PAPERS PRESENTATIONS: CHAIR: G. Egan
Parallel Execution of Radix Sort Program using Fine-grain CommunicationFull-text access may be available. Sign in or learn about subscription options.pp. 136
SESSION IV. SHORT PAPERS PRESENTATIONS: CHAIR: G. Egan
Interprocedural Array RemappingFull-text access may be available. Sign in or learn about subscription options.pp. 146
SESSION IV. SHORT PAPERS PRESENTATIONS: CHAIR: G. Egan
Design of heterogenous multi-processor embedded systems: applying functional pipeliningFull-text access may be available. Sign in or learn about subscription options.pp. 156
SESSION IV. SHORT PAPERS PRESENTATIONS: CHAIR: G. Egan
VLIW Across Multiple Superscalar Processors on a Single ChipFull-text access may be available. Sign in or learn about subscription options.pp. 166
SESSION V. PROFILING AND PREDICTION BASED OPTIMIZATIONS: CHAIR: W. Najjar
Path Prediction For High Issue-Rate ProcessorsFull-text access may be available. Sign in or learn about subscription options.pp. 178
SESSION V. PROFILING AND PREDICTION BASED OPTIMIZATIONS: CHAIR: W. Najjar
Buffer-Safe Communication Optimization based on Data Flow Analysis and Performance PredictionFull-text access may be available. Sign in or learn about subscription options.pp. 189
SESSION V. PROFILING AND PREDICTION BASED OPTIMIZATIONS: CHAIR: W. Najjar
MDL: A Language And Compiler For Dynamic Program InstrumentationFull-text access may be available. Sign in or learn about subscription options.pp. 201
SESSION VI. COMPILATION ISSUES FOR MULTIPROCESSORS: CHAIR: B. Shirazi
Optimally Synchronizing DOACROSS Loops on Shared Memory MultiprocessorsFull-text access may be available. Sign in or learn about subscription options.pp. 214
SESSION VI. COMPILATION ISSUES FOR MULTIPROCESSORS: CHAIR: B. Shirazi
Two Techniques for Static Array Partitioning on Message-Passing Parallel MachinesFull-text access may be available. Sign in or learn about subscription options.pp. 225
SESSION VI. COMPILATION ISSUES FOR MULTIPROCESSORS: CHAIR: B. Shirazi
Compiler Algorithms For Optimizing Locality And Parallelism On Shared And Distributed Memory MachinesFull-text access may be available. Sign in or learn about subscription options.pp. 236
SESSION VII. COMPILER/ARCHITECTURE INTERACTION IN PARALLELISM EXPLOITATION: CHAIR: D. Albonesi
Effective Usage of Vector Registers in Advanced Vector ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 250
SESSION VII. COMPILER/ARCHITECTURE INTERACTION IN PARALLELISM EXPLOITATION: CHAIR: D. Albonesi
Static Locality Analysis for Cache ManagementFull-text access may be available. Sign in or learn about subscription options.pp. 261
SESSION VII. COMPILER/ARCHITECTURE INTERACTION IN PARALLELISM EXPLOITATION: CHAIR: D. Albonesi
Overcoming Limitations Of Prefetching In Multiprocessors By Compiler-Initiated Coherence ActionFull-text access may be available. Sign in or learn about subscription options.pp. 272
SESSION VIII. HIGH-LEVEL PARALLELIZATION: CHAIR: A. Sohn
Towards a Time and Space Efficient Functional Implementation of a Monte Carlo Photon Transport CodeFull-text access may be available. Sign in or learn about subscription options.pp. 286
SESSION VIII. HIGH-LEVEL PARALLELIZATION: CHAIR: A. Sohn
Direct Generation of Data-Driven Program for Stream-Oriented ProcessingFull-text access may be available. Sign in or learn about subscription options.pp. 295
SESSION VIII. HIGH-LEVEL PARALLELIZATION: CHAIR: A. Sohn
Determining the Idle Time of a Tiling: New ResultsFull-text access may be available. Sign in or learn about subscription options.pp. 307
SESSION VIII. HIGH-LEVEL PARALLELIZATION: CHAIR: A. Sohn
Index Of AuthorsFreely available from IEEE.pp. 318
Showing 29 out of 29