Default Cover Image

Reconfigurable Computing and FPGAs, International Conference on

Dec. 13 2010 to Dec. 15 2010

Cancun, Quintana Roo Mexico

ISBN: 978-0-7695-4314-7

Table of Contents

Papers
Keynote Abstract 2Full-text access may be available. Sign in or learn about subscription options.pp. xix
Papers
Keynote Abstract 1Full-text access may be available. Sign in or learn about subscription options.pp. xviii
Papers
Title Page iFreely available from IEEE.pp. i
Papers
Title Page iiiFreely available from IEEE.pp. iii
Papers
[Copyright notice]Freely available from IEEE.pp. iv
Papers
Table of contentsFreely available from IEEE.pp. v-xi
Papers
Message from the ChairsFreely available from IEEE.pp. xii
Papers
Organizing CommitteeFreely available from IEEE.pp. xiii
Papers
Program CommitteeFreely available from IEEE.pp. xiv-xvi
Papers
Additional reviewersFreely available from IEEE.pp. xvii
Papers
A Minimalistic Architecture for Reconfigurable WFS-Based Immersive-AudioFull-text access may be available. Sign in or learn about subscription options.pp. 1-6
Papers
MARC: A Many-Core Approach to Reconfigurable ComputingFull-text access may be available. Sign in or learn about subscription options.pp. 7-12
Papers
An Efficient Non-blocking Data Cache for Soft ProcessorsFull-text access may be available. Sign in or learn about subscription options.pp. 19-24
Papers
Runtime Task Mapping Based on Hardware Configuration ReuseFull-text access may be available. Sign in or learn about subscription options.pp. 25-30
Papers
Modeling and Formal Control of Partial Dynamic ReconfigurationFull-text access may be available. Sign in or learn about subscription options.pp. 31-36
Papers
Fault Injection Results of Linux Operating on an FPGA Embedded PlatformFull-text access may be available. Sign in or learn about subscription options.pp. 37-42
Papers
gNOSIS: A Board-Level Debugging and Verification ToolFull-text access may be available. Sign in or learn about subscription options.pp. 43-48
Papers
Communication Architectures for Run-Time Reconfigurable Modules in a 2-D Mesh on FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 49-54
Papers
FPGA-Based Platform Development for Change Detection in GTAW Welding ProcessFull-text access may be available. Sign in or learn about subscription options.pp. 61-66
Papers
Pruning the Design Space for Just-in-Time Processor CustomizationFull-text access may be available. Sign in or learn about subscription options.pp. 67-72
Papers
Applying Model-Checking to Post-Silicon-Verification: Bridging the Specification-Realisation GapFull-text access may be available. Sign in or learn about subscription options.pp. 73-78
Papers
A Dynamically Reconfigured Network Platform for High-Speed Malware CollectionFull-text access may be available. Sign in or learn about subscription options.pp. 79-84
Papers
Design and Implementation of a Visual Fuzzy Control in FPGA for the Ball and Plate SystemFull-text access may be available. Sign in or learn about subscription options.pp. 85-90
Papers
Placing Streaming Applications with Similarities on Dynamically Partially Reconfigurable ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 91-96
Papers
An Application Example of a Run-Time Reconfigurable Embedded SystemFull-text access may be available. Sign in or learn about subscription options.pp. 97-102
Papers
Cascading Deep Pipelines to Achieve High Throughput in Numerical Reduction OperationsFull-text access may be available. Sign in or learn about subscription options.pp. 103-108
Papers
UCORE: Reconfigurable Platform for Educational PurposesFull-text access may be available. Sign in or learn about subscription options.pp. 109-114
Papers
A Two Level Architecture for High Throughput DCT-Processor and Implementing on FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 115-120
Papers
Parallel FPGA-Based Implementation of Recursive Sorting AlgorithmsFull-text access may be available. Sign in or learn about subscription options.pp. 121-126
Papers
Reconfigurable Digital Audio Mixer for Electroacoustic MusicFull-text access may be available. Sign in or learn about subscription options.pp. 132-137
Papers
A Hardware Architecture of an XML/XPath Broker for Content-Based Publish/Subscribe SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 138-143
Papers
A Runtime Profiler: Toward Virtualization of Polymorphic Computing PlatformsFull-text access may be available. Sign in or learn about subscription options.pp. 144-149
Papers
A Novel Hardware Implementation of the Compact Genetic AlgorithmFull-text access may be available. Sign in or learn about subscription options.pp. 156-161
Hardware Pessimistic Run-Time Profiling for a Self-Reconfigurable Embedded Processor ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 162-167
Papers
Multi-channel Driving Systems for Therapeutic Applications Based-on Focused UltrasoundFull-text access may be available. Sign in or learn about subscription options.pp. 168-172
Papers
FPGA Implementation of OFDM Transceiver for a 60GHz Wireless Mobile Radio SystemFull-text access may be available. Sign in or learn about subscription options.pp. 185-189
Papers
Performance Analysis of Hardware/Software Middleware in Network of Smart Camera SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 196-201
Papers
Fixed-Point Arithmetic Error Estimation in Monte-Carlo SimulationsFull-text access may be available. Sign in or learn about subscription options.pp. 202-207
Papers
Accelerating 2D FFT with Non-Power-of-Two Problem Size on FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 208-213
Papers
Parallel Data Sort Using Networked FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 214-219
Papers
Issues on Building an MPI Cluster on MicroblazeFull-text access may be available. Sign in or learn about subscription options.pp. 220-225
Papers
Modeling and Simulation of Reconfigurable Processors in Grid NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 226-231
Papers
Accelerating Texture Features Extraction Algorithms Using FPGA ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 232-237
Papers
Huffman Coding-Based Compression Unit for Embedded SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 238-243
Papers
Reconfigurable Cache Implemented on an FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 250-255
Papers
Hardware Computation of the PageRank EigenvectorFull-text access may be available. Sign in or learn about subscription options.pp. 256-261
Papers
Analysis and Enhancement of Ring Oscillators Based Physical Unclonable Functions in FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 262-267
Papers
Cross-Correlation CartographyFull-text access may be available. Sign in or learn about subscription options.pp. 268-273
Papers
Investigation of DPA Resistance of Block RAMs in Cryptographic Implementations on FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 274-279
Papers
HCrypt: A Novel Concept of Crypto-processor with Secured Key ManagementFull-text access may be available. Sign in or learn about subscription options.pp. 280-285
Papers
High-Speed FPGA-Based Pseudorandom Generators with Extremely Long PeriodsFull-text access may be available. Sign in or learn about subscription options.pp. 286-291
Papers
Skein Tree Hashing on FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 292-297
Papers
Quantitative and Statistical Performance Evaluation of Arbiter Physical Unclonable Functions on FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 298-303
Papers
Unfolding Method for Shabal on Virtex-5 FPGAs: Concrete ResultsFull-text access may be available. Sign in or learn about subscription options.pp. 304-309
Papers
Evaluation of White-Box and Grey-Box Noekeon Implementations in FPGAFull-text access may be available. Sign in or learn about subscription options.pp. 310-315
On FPGA-Based Implementations of the SHA-3 Candidate GrøstlFull-text access may be available. Sign in or learn about subscription options.pp. 316-321
Papers
An Improved GF(2) Matrix Inverter with Linear Time ComplexityFull-text access may be available. Sign in or learn about subscription options.pp. 322-327
Papers
A Hybrid Router Combining SDM-Based Circuit Swictching with Packet Switching for On-chip NetworksFull-text access may be available. Sign in or learn about subscription options.pp. 340-345
Papers
Efficient Congestion-Oriented Custom Network-on-Chip Topology SynthesisFull-text access may be available. Sign in or learn about subscription options.pp. 352-357
Papers
Operating System Structures for Multiprocessor Systems on Programmable ChipFull-text access may be available. Sign in or learn about subscription options.pp. 358-363
Papers
Low Power Dual Core MicrocontrollerFull-text access may be available. Sign in or learn about subscription options.pp. 364-369
Papers
A Process-Oriented Streaming System Design Paradigm for FPGAsFull-text access may be available. Sign in or learn about subscription options.pp. 370-375
Papers
R2NoC: Dynamically Reconfigurable Routers for Flexible Networks on ChipFull-text access may be available. Sign in or learn about subscription options.pp. 376-381
Papers
Power Consumption Calculation of AP-DCD Algorithm Using FPGA PlatformFull-text access may be available. Sign in or learn about subscription options.pp. 388-393
Papers
Implementing the Blue Midnight Wish Hash Function on Xilinx Virtex-5 FPGA PlatformFull-text access may be available. Sign in or learn about subscription options.pp. 394-399
Papers
Singular Value Decomposition Hardware for MIMO: State of the Art and Custom DesignFull-text access may be available. Sign in or learn about subscription options.pp. 400-405
Papers
FPGA Implementation of Adjustable Wideband Fractional Delay FIR FiltersFull-text access may be available. Sign in or learn about subscription options.pp. 406-411
Papers
Using Partial Reconfiguration in an Embedded Message-Passing SystemFull-text access may be available. Sign in or learn about subscription options.pp. 418-423
Papers
Run-Time Reconfiguration for Automatic Hardware/Software PartitioningFull-text access may be available. Sign in or learn about subscription options.pp. 424-429
Papers
Configuration Sharing Optimized Placment and RoutingFull-text access may be available. Sign in or learn about subscription options.pp. 430-435
Papers
Synthesis and Implementation of Hierarchical Finite State Machines with Implicit ModulesFull-text access may be available. Sign in or learn about subscription options.pp. 436-441
Papers
An Optimized FPGA Implementation for a Parallel Path Planning Algorithm Based on Marching PixelsFull-text access may be available. Sign in or learn about subscription options.pp. 442-447
Papers
Open Source Precision Timed Soft Processor for Cyber Physical System ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 448-451
Papers
Flex-SURF: A Flexible Architecture for FPGA-Based Robust Feature Extraction for Optical Tracking SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 458-463
Papers
Author IndexFreely available from IEEE.pp. 464-467
Papers
[Publisher information]Freely available from IEEE.pp. 468
Showing 90 out of 90