Default Cover Image

Rapid System Prototyping, IEEE International Workshop on

June 24 1997 to June 26 1997

Chapel Hill, NC

ISSN: 1074-6005

ISBN: 0-8186-8064-4

Table of Contents

IntroductionFreely available from IEEE.pp. vii
AcknowledgmentsFreely available from IEEE.pp. viii
Session 1: Virtual Prototyping and Emulation
Virtual Reality Prototyping - A Framework for the Development of Electronics and Telecommunication ProductsFull-text access may be available. Sign in or learn about subscription options.pp. 2
Session 1: Virtual Prototyping and Emulation
Performance Analysis for a Java-based Virtual PrototypeFull-text access may be available. Sign in or learn about subscription options.pp. 12
Session 1: Virtual Prototyping and Emulation
Fast Board-Level Prototyping of a Speech Recognition System using Virtual EmulationFull-text access may be available. Sign in or learn about subscription options.pp. 20
Session 2: Hardware/Software Codesign I
An Algorithm for Direct Synthesis of Formal SpecificationsFull-text access may be available. Sign in or learn about subscription options.pp. 28
Session 2: Hardware/Software Codesign I
Overview of the Ecos ProjectFull-text access may be available. Sign in or learn about subscription options.pp. 39
Session 2: Hardware/Software Codesign I
Computing communication cost by Petri nets for hardware/software codesignFull-text access may be available. Sign in or learn about subscription options.pp. 44
Session 3: Hardware/Software Codesign II
Selective Focus as a Means of Improving Geographically Distributed Embedded System Co-simulationFull-text access may be available. Sign in or learn about subscription options.pp. 58
Session 3: Hardware/Software Codesign II
Macro-instruction generation for dynamic logic cachingFull-text access may be available. Sign in or learn about subscription options.pp. 63
Session 4: Software Prototyping
Software synthesis for dynamic data flow graphFull-text access may be available. Sign in or learn about subscription options.pp. 72
Session 4: Software Prototyping
KBMS-Based Evolutionary Prototyping of Software Systems*Full-text access may be available. Sign in or learn about subscription options.pp. 80
Session 4: Software Prototyping
FrameKit and the prototyping of CASE environmentsFull-text access may be available. Sign in or learn about subscription options.pp. 91
Session 5: Synthesis of Digital and Image Processing Systems
Data Routing in Dataflow GraphsFull-text access may be available. Sign in or learn about subscription options.pp. 100
Session 5: Synthesis of Digital and Image Processing Systems
Multiprocessor System Development for High Performance Signal Processing ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 107
Session 6: Simulation
Hardware in-the-loop Simulation - A Rapid Prototyping Approach for Designing Mechatronics SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 116
Session 6: Simulation
Use of Queueing Network and Trace-driven Simulation Techniques in PowerPC Processor and System Performance Trade-off StudiesFull-text access may be available. Sign in or learn about subscription options.pp. 122
Session 6: Simulation
Divide and Conquer Approach to Functional Verification of Powerpc MicroprocessorsFull-text access may be available. Sign in or learn about subscription options.pp. 128
Session 7: Design Methods and Frameworks
Rapid Prototyping of Communication ArchitecturesFull-text access may be available. Sign in or learn about subscription options.pp. 136
Session 7: Design Methods and Frameworks
A Process Infrastructure for Architecture Analysis and Embedded Processor Development to Support a Technology Insertion ProcessFull-text access may be available. Sign in or learn about subscription options.pp. 142
Session 7: Design Methods and Frameworks
Rapid prototyping of hardware systems via model reuseFull-text access may be available. Sign in or learn about subscription options.pp. 150
Session 7: Design Methods and Frameworks
Rapid Prototyping of Networks of Asynchronous Multiple Functional UnitsFull-text access may be available. Sign in or learn about subscription options.pp. 157
Session 8: Verification
Automaton: An Autonomous Coverage-Based Multiprocessor System Verification EnvironmentFull-text access may be available. Sign in or learn about subscription options.pp. 168
Session 8: Verification
A New Approach to Fault EmulationFull-text access may be available. Sign in or learn about subscription options.pp. 173
Session 8: Verification
Author IndexFreely available from IEEE.pp. 181
Showing 26 out of 26