Default Cover Image

VLSI Design, International Conference on

Jan. 2 2011 to Jan. 7 2011

Madras, Chennai India

ISSN: 1063-9667

ISBN: 978-0-7695-4348-2

Table of Contents

Papers
Title Page iFreely available from IEEE.pp. i
Papers
Title Page iiiFreely available from IEEE.pp. iii
Papers
Copyright PageFreely available from IEEE.pp. iv
Papers
Table of ContentsFreely available from IEEE.pp. v-x
Papers
Message from the General ChairsFreely available from IEEE.pp. xi
Papers
Message from the Program ChairsFreely available from IEEE.pp. xii-xiii
Papers
Conference Steering CommitteeFreely available from IEEE.pp. xiv
Papers
Conference CommitteeFreely available from IEEE.pp. xv-xvi
Papers
Reviewers: Track Chairs and Sub-committee Members -- VLSI 2011Freely available from IEEE.pp. xvii-xx
Papers
Reviewers -- VLSI 2011Freely available from IEEE.pp. xxi-xxiii
Papers
VLSI Design 2010 -- Best Paper AwardsFreely available from IEEE.pp. xxiv
Papers
VLSI Design Conference HistoryFreely available from IEEE.pp. xxv
Papers
Embedded Systems Design Conference HistoryFreely available from IEEE.pp. xxvi
Papers
VLSI Design 2011 Keynote SpeakersFreely available from IEEE.pp. xxvii
Papers
Keynote Talk 1Freely available from IEEE.pp. xxviii
Papers
Keynote Talk 2Freely available from IEEE.pp. xxix
Papers
Keynote Talk 3Freely available from IEEE.pp. xxx
Papers
Keynote Talk 4Freely available from IEEE.pp. xxxi
Papers
Keynote Talk 5Freely available from IEEE.pp. xxxii-xxxiii
Papers
Keynote Talk 6Freely available from IEEE.pp. xxxiv
Papers
Banquet TalkFreely available from IEEE.pp. xxxv
Papers
Keynote Talk 7Freely available from IEEE.pp. xxxvi
Papers
4×2Gbps Source-Synchronous Transmitter in 45nm CMOSFull-text access may be available. Sign in or learn about subscription options.pp. 1-5
Papers
Self-Calibrating Equalizer for Optimal Jitter Performance Using On-chip Eye MonitoringFull-text access may be available. Sign in or learn about subscription options.pp. 6-11
Papers
A New Double Data Rate(DDR) Dual-Mode Duobinary Transmitter ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 12-17
Papers
An Approach to Tolerate Process Related Variations in Memristor-Based ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 18-23
Papers
A SOI EEPROM Based Configuration Cell with Simple Scrubbing DetectionFull-text access may be available. Sign in or learn about subscription options.pp. 24-29
Papers
Power Scalable Digital Baseband Architecture for IEEE 802.15.4Full-text access may be available. Sign in or learn about subscription options.pp. 30-35
Papers
Evolution of Oscillation in a Quadrature OscillatorFull-text access may be available. Sign in or learn about subscription options.pp. 36-40
Papers
Quadrature Error Compensation for Jitter Reduction in High Speed Clock and Data Recovery CircuitsFull-text access may be available. Sign in or learn about subscription options.pp. 41-46
Papers
A 1.8GHz Digital PLL in 65nm CMOSFull-text access may be available. Sign in or learn about subscription options.pp. 47-51
Papers
Auxiliary State Machines and Auxiliary Functions: Constructs for Extending AMS AssertionsFull-text access may be available. Sign in or learn about subscription options.pp. 52-57
Papers
Variation-Conscious Formal Timing Verification in RTLFull-text access may be available. Sign in or learn about subscription options.pp. 58-63
Papers
A Novel Learning Framework for State Space Exploration Based on Search State Extensibility RelationFull-text access may be available. Sign in or learn about subscription options.pp. 64-69
Papers
Improved Timing Windows Overlap Check Using Statistical Timing AnalysisFull-text access may be available. Sign in or learn about subscription options.pp. 70-75
Papers
An Automated Approach for Minimum Jitter Buffered H-Tree ConstructionFull-text access may be available. Sign in or learn about subscription options.pp. 76-81
Papers
Interconnected Tile Standing Wave Resonant Oscillator Based Clock Distribution CircuitsFull-text access may be available. Sign in or learn about subscription options.pp. 82-87
Papers
A SPICE Macromodel for the Analysis of Lossy Dispersive Coupled GaAs Interconnect Line SystemFull-text access may be available. Sign in or learn about subscription options.pp. 88-93
Papers
Statistical Simulation and Modeling of Nano-scale CMOS VCO Using Artificial Neural NetworkFull-text access may be available. Sign in or learn about subscription options.pp. 94-99
Papers
A Methodology for Automatic Transistor-Level Sizing of CMOS OpAmpsFull-text access may be available. Sign in or learn about subscription options.pp. 100-105
Papers
A Statistical Learning Based Modeling Approach and Its Application in Leakage Library CharacterizationFull-text access may be available. Sign in or learn about subscription options.pp. 106-111
Papers
Accurate Estimation of Signal Currents for Reliability Analysis Considering Advanced Waveform-Shape EffectsFull-text access may be available. Sign in or learn about subscription options.pp. 118-123
Papers
Extraction of Aspect Ratio for Non-Manhattan CMOS DevicesFull-text access may be available. Sign in or learn about subscription options.pp. 130-134
Papers
A Highly Stable Leakage-Based Silicon Physical Unclonable FunctionsFull-text access may be available. Sign in or learn about subscription options.pp. 135-140
Papers
Realizing Cycle Accurate Processor Memory Simulation via Interface AbstractionFull-text access may be available. Sign in or learn about subscription options.pp. 141-146
Papers
AcENoCs: A Configurable HW/SW Platform for FPGA Accelerated NoC EmulationFull-text access may be available. Sign in or learn about subscription options.pp. 147-152
Papers
A Library Development Framework for a Coarse Grain Reconfigurable ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 153-158
Papers
A GPU Algorithm for IC Floorplanning: Specification, Analysis and OptimizationFull-text access may be available. Sign in or learn about subscription options.pp. 159-164
Papers
Automated Physical Design of Microchip-Based Capillary Electrophoresis SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 165-170
Papers
Dual Code Compression for Embedded SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 177-182
Papers
A Scalable LDPC Decoder on GPUFull-text access may be available. Sign in or learn about subscription options.pp. 183-188
Papers
Self-Immunity Technique to Improve Register File Integrity Against Soft ErrorsFull-text access may be available. Sign in or learn about subscription options.pp. 189-194
Papers
Development of a Micro-mechanical Logic Inverter for Low Frequency MEMS Sensor InterfacingFull-text access may be available. Sign in or learn about subscription options.pp. 201-207
Papers
Performance Comparison of Thin-Film Transistors Fabricated Using Different Purity Semiconducting NanotubesFull-text access may be available. Sign in or learn about subscription options.pp. 208-213
Papers
Feedback Based Supply Voltage Control for Temperature Variation Tolerant PUFsFull-text access may be available. Sign in or learn about subscription options.pp. 214-219
Papers
A Reconfigurable Processor for Phylogenetic InferenceFull-text access may be available. Sign in or learn about subscription options.pp. 226-231
Papers
Intra-Flit Skew Reduction for Asynchronous Bypass Channel in NoCsFull-text access may be available. Sign in or learn about subscription options.pp. 238-243
Papers
Low Power Asynchronous Data Acquisition Front End for Wireless Body Sensor Area NetworkFull-text access may be available. Sign in or learn about subscription options.pp. 244-249
Papers
Hardware Implementation of Real-Time Speech Recognition System Using TMS320C6713 DSPFull-text access may be available. Sign in or learn about subscription options.pp. 250-255
Papers
Improving Android Performance and Energy EfficiencyFull-text access may be available. Sign in or learn about subscription options.pp. 256-261
Papers
Hazard-Aware Directed Transition Fault ATPG for Effective Critical Path TestFull-text access may be available. Sign in or learn about subscription options.pp. 262-267
Papers
Fault Collapsing Using a Novel Extensibility RelationFull-text access may be available. Sign in or learn about subscription options.pp. 268-273
Papers
A Robust and Reconfigurable Multi-mode Power Gating ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 280-285
Papers
MEMS-Based Power Gating for Highly Scalable Periodic and Event-Driven ProcessingFull-text access may be available. Sign in or learn about subscription options.pp. 286-291
Papers
True Minimum Energy Design Using Dual Below-Threshold Supply VoltagesFull-text access may be available. Sign in or learn about subscription options.pp. 292-297
Papers
LA-LRU: A Latency-Aware Replacement Policy for Variation Tolerant CachesFull-text access may be available. Sign in or learn about subscription options.pp. 298-303
Papers
Variation-Aware TED-Based Approach for Nano-CMOS RTL Leakage OptimizationFull-text access may be available. Sign in or learn about subscription options.pp. 304-309
Papers
Design of a 20 MHz DC-DC Buck Converter with 84 Percent Efficiency for Portable ApplicationsFull-text access may be available. Sign in or learn about subscription options.pp. 316-321
Papers
A Low-Noise Low-Power Noise-Adaptive Neural Amplifier in 0.13um CMOS TechnologyFull-text access may be available. Sign in or learn about subscription options.pp. 328-333
Papers
A General Algorithm for Energy-Aware Dynamic Reconfiguration in Multitasking SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 334-339
Papers
Wakeup Time and Wakeup Energy Estimation in Power-Gated Logic ClustersFull-text access may be available. Sign in or learn about subscription options.pp. 340-345
Papers
Trading Accuracy for Power with an Underdesigned Multiplier ArchitectureFull-text access may be available. Sign in or learn about subscription options.pp. 346-351
Papers
Efficient Trace Signal Selection for Post Silicon Validation and DebugFull-text access may be available. Sign in or learn about subscription options.pp. 352-357
Papers
Trace Buffer-Based Silicon Debug with Lossless CompressionFull-text access may be available. Sign in or learn about subscription options.pp. 358-363
Papers
Multiple Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm OptimizationFull-text access may be available. Sign in or learn about subscription options.pp. 364-369
Papers
Multi-CoDec Configurations for Low Power and High Quality Scan TestFull-text access may be available. Sign in or learn about subscription options.pp. 370-375
Papers
Thermal-Aware Test Scheduling Using On-chip Temperature SensorsFull-text access may be available. Sign in or learn about subscription options.pp. 376-381
Papers
Path Delay Tuning for Performance Gain in the Face of Random Manufacturing VariationsFull-text access may be available. Sign in or learn about subscription options.pp. 382-388
Papers
Author IndexFreely available from IEEE.pp. 389-391
Papers
Publisher InformationFreely available from IEEE.pp. 392
Showing 89 out of 89