Streaming Media, Hardware Acceleration, Static V Ar Compensators, Encoding, Quantization Signal
Abstract
This paper introduces a real-time intra H.264/SVC encoder CMOS 180 nm implementation. Results confirmed it as an efficient approach that is able to encode up to 16 layers for 1080p videos at 30 fps.
1.H. Schwarz, D. Marpe, and T. Wiegand, Overview of the scalable video coding extension of the H.264/AVC standard, IEEE Trans. Circuits Syst. Video Technol., vol. 17, no. 9, pp. 11031120, Sep.2007.
2.G. Zhang, Computational complexity optimization on H.264 scalable/multiview video coding, Doctoral dissertation, Univ. Central Lancashire, Preston, U.K., Apr.2014, p. 124.
3.Y. Sanchezet al., iDASH: Improved dynamic adaptive streaming over HTTP using scalable video coding, in Proc. ACM Multimedia Syst., San Jose, CA, USA, 2011, pp. 250264.
4.M. Klairyet al., Low complexity for scalable video coding extension of H.264 based on the complexity
of video, Int. J. Adv. Comput. Sci. Appl., vol. 7, no. 12, pp. 220250, 2016.
5.V. Sze, D. F. Finchelstein, M. E. Sinangil, and A. P. Chandrakasan, A 0.7-V 1.8-mW H.264/AVC 720p video decoder, IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 29432956, Nov.2009.
6.R. Hammedet al., Understanding sources of inefficiency in general-purpose chips, in Proc. 37th Annu. Int. Symp. Comput. Archit., New York, NY, USA, 2010, pp. 3747.
7.B. H. Asmaet al., Real-time H. 264/AVC entropy encoder hardware architecture in baseline profile, Int. J. Adv. Comput. Sci. Appl., vol. 3, pp. 281289, 2017.
8.D. Niranjanet al., An H.264/SVC memory architecture supporting spatial course-grained quality scalabilities, in Proc. 16th IEEE Int. Conf. Image Process., 2009, pp. 26612664.
9.J. Rieckl, Scalable video for peer-to-peer streaming, Master thesis, Wien Univ., Vienna, Austria, 2008, p. 53.
10.I. Unanueet al., A Tutorial on H.264/SVC Scalable Video Coding and Its Tradeoff Between Quality, Coding
Efficiency Performance. London, U.K.: IntechOpen, 2011, pp. 427.
11.K. Zridaet al., Complexity/Performance Analysis of a H.264/AVC Video Encoder. London, U.K.: IntechOpen, 2012.
12.T. D. Chuanget al., A 59.5 mW scalable/multi-view video decoder chip for quad/3D full HDTV and video streaming
applications, in Proc. IEEE Int. Solid-State Circuits Conf., 2010, pp. 330331.
13.R. Husemannet al., Reuse of flexible hardware modules for practical implementation of intra H.264/SVC
video encoder, in Proc. IEEE 54th Int. Midwest Symp. Circuits Syst., 2011, pp. 978981.
14.E. Logashanmugam, An efficient hardware architecture for H.264 transform and quantization algorithms, Int. J. Comput. Sci. Netw. Secur., vol. 8, pp. 167173, 2008.
15.R. Korahet al.FPGA implementation of integer transform and quantizer for H.264 encoder, J. Signal Process. Syst., vol. 53, no. 3, pp. 261269, 2008.
16.M. U. Khan, M. Shafique, and L. Bauer, Multicast fullHD H.264 intra video encoder architecture, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., vol. 34, no. 12, pp. 20492053, Dec.2015.
17.G. L. Li, T.-Y. Chen, M.-W. Shen, M.-H. Wen, and T.-S. Chang, 135-MHz 258-K gates VLSI design for all-intra H.264/AVC scalable video encoder, IEEE Trans. Very Large Scale Integr. Syst., vol. 21, no. 4, pp. 636647, Apr.2013.