Combined system-level redundancy and modular arithmetic for fault tolerant digital signal processing

W.K. Jenkins; B.A. Schnaufer; A.J. Mansen

doi:10.1109/ARITH.1993.378112

Previous
Next
Table of Contents
Similar Articles

Proceedings of IEEE 11th Symposium on Computer Arithmetic

Combined system-level redundancy and modular arithmetic for fault tolerant digital signal processing

Year: 1993, Pages: 28,29,30,31,32,33,34,35

DOI Bookmark: 10.1109/ARITH.1993.378112

Authors

W.K. Jenkins, Coordinated Sci. Lab., Urbana, IL, USA
B.A. Schnaufer, Coordinated Sci. Lab., Urbana, IL, USA
A.J. Mansen, Coordinated Sci. Lab., Urbana, IL, USA

Combined system-level redundancy and modular arithmetic for fault tolerant digital signal processing

Authors

Abstract