An integrated development toolset and implementation methodology for partially reconfigurable system-on-chips

Related Articles

• An Automated Hardware/Software Co-Design Flow for Partially Reconfigurable FPGAs
  2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
• Bitstream relocation with local clock domains for partially reconfigurable FPGAs
  2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)
• An FPGA bridge preserving traffic quality of service for on-chip network-based systems
  Design, Automation & Test in Europe Conference & Exhibition
• An Automated High-Level Design Framework for Partially Reconfigurable FPGAs
  2015 IEEE International Parallel and Distributed Processing Symposium Workshop (IPDPSW)
• PRML: A Modeling Language for Rapid Design Exploration of Partially Reconfigurable FPGAs
  Field-Programmable Custom Computing Machines, Annual IEEE Symposium on
• Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis
  2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools
• A Communication Aware Online Task Scheduling Algorithm for FPGA-Based Partially Reconfigurable Systems
  2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines
• Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs
  2015 IEEE International Parallel and Distributed Processing Symposium Workshop (IPDPSW)
• Large Scale On-Chip Networks : An Accurate Multi-FPGA Emulation Platform
  2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools
• Maverick: A Stand-Alone CAD Flow for Partially Reconfigurable FPGA Modules
  2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)