Abstract
This paper presents a design of multiplier for the multiplication of two 8-bit two-complement numbers. The multiplier applies the self-timed asynchronous methodology such that the multiplier can be assumed to operate on average case delay. And also, modified booth's algorithm is used to reduce the number of partial product generated. As a result, the speed of the multiplier can be improved.