On Compliance Test of On-Chip Bus for SOC

Hue-Min Lin; Chia-Chih Yen; Che-Hua Shih; Jing-Yang Jou

doi:10.1109/ASPDAC.2004.148

Asia and South Pacific Design Automation Conference

On Compliance Test of On-Chip Bus for SOC

Year: 2004, Pages: 328-333

DOI Bookmark: 10.1109/ASPDAC.2004.148

Authors

Hue-Min Lin, National Chiao Tung University, Taiwan
Chia-Chih Yen, National Chiao Tung University, Taiwan
Che-Hua Shih, National Chiao Tung University, Taiwan
Jing-Yang Jou, National Chiao Tung University, Taiwan

Abstract

In this paper, we employ a monitor-based approach for on-chip bus (OCB) compliance test. To describe the OCB protocols, we propose a FSM model, which can help to extract the necessary properties systematically and verify the data part of a bus transfer efficiently. To demonstrate our methodology, we illustrate two OCB protocols, WISHBONE and AMBA AHB, as the study cases. The experimental results show that we can verify the OCB protocols efficiently and detect the design errors when tests fail.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Language-Based High Level Transaction Extraction on On-chip Buses
Proceedings of the 2006 7th International Symposium on Quality Electronic Design
On compliance test of on-chip bus for SOC
ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004
System-Level Power Estimation with On-Chip Bus Performance Monitoring Units in PKU-DSPII SoC
Computer and Information Technology, International Conference on
Verifying external interrupts of embedded microprocessor in SoC with on-chip bus
Computer-Aided Design, International Conference on
Design of Multimedia SoC Platform with a Crossbar On-Chip Bus for Embedded Systems
Networked Computing and Advanced Information Management, International Conference on
Design Reuse of on/off-Chip Bus Bridge for Efficient Test Access to AMBA-based SoC
16th Asian Test Symposium (ATS 2007)
Design and Analysis of High Speed Low Power Reusable on Chip Bus Based on Wishbone
2014 Fifth International Conference on Signal and Image Processing (ICSIP)
Implementation of an On-Chip Bus Bridge between Heterogeneous Buses with Different Clock Frequencies
Proceedings. Fifth International Workshop on System-on-Chip for Real-Time Applications
On compliance test of on-chip bus for SOC
Asia and South Pacific Design Automation Conference
An On-chip AHB Bus Tracer With Real-time Compression and Dynamic Multiresolution Supports for SoC
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

On Compliance Test of On-Chip Bus for SOC

Authors

Abstract

Related Articles