Dynamic Binary Translation -- A Model-Driven Approach

Juliano Henrique Foleiss; Andre Luis Tinassi DAmato; Anderson Faustino da Silva

doi:10.1109/SCCC.2012.30

2012 31st International Conference of the Chilean Computer Science Society

Dynamic Binary Translation -- A Model-Driven Approach

Year: 2012, Pages: 199-206

DOI Bookmark: 10.1109/SCCC.2012.30

Authors

Juliano Henrique Foleiss
Andre Luis Tinassi DAmato
Anderson Faustino da Silva

Abstract

Asynchronous circuits based on Current-Sensing Completion Detection (CSCD) are an efficient alternative to known dual rail coding techniques in terms of area required, operating speed and power consumption. New BiCMOS Current-Sensing Circuits (CSC's) which fully support the advantages of CSCD are presented. Multiple localised CSC's are studied and an example of a 4-bit parallel multiplier is investigated on different levels of granularity.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

A Light-weight Code Cache Design for Dynamic Binary Translation
Parallel and Distributed Systems, International Conference on
An event-based language for dynamic binary translation frameworks
2014 23rd International Conference on Parallel Architecture and Compilation (PACT)
Thread-safe dynamic binary translation using transactional memory
2008 IEEE 14th International Symposium on High Performance Computer Architecture
Dual-Core Architecture for Dynamic Binary Translation System: Tradeoff between Frequency and Bandwidth
2012 Fourth International Conference on Computational and Information Sciences
A Runtime Profile Method for Dynamic Binary Translation Using Hardware-Support Technique
Information Science and Engineering, International Conference on
Return Instruction Analysis and Optimization in Dynamic Binary Translation
2009 Fourth International Conference on Frontier of Computer Science and Technology
Using Pcache to Speedup Interpretation in Dynamic Binary Translation
2009 IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA)
VBIW: Optimizing Indirect Branch in Dynamic Binary Translation
2013 IEEE International Conference on High Performance Computing and Communications (HPCC) & 2013 IEEE International Conference on Embedded and Ubiquitous Computing (EUC)
Efficient and Retargetable Dynamic Binary Translation on Multicores
IEEE Transactions on Parallel & Distributed Systems
PerfDBT: Efficient Performance Regression Testing of Dynamic Binary Translation
2020 IEEE 38th International Conference on Computer Design (ICCD)

Dynamic Binary Translation -- A Model-Driven Approach

Authors

Abstract

Related Articles