Modeling and Testing Crosstalk Faults in Inter-Core Interconnects that Include Tri-State and Bi-Directional Nets

Related Articles

• A Methodology to Compute Bounds on Crosstalk Effects in Arbitrary Interconnects
  14th Asian Test Symposium (ATS'05)
• Analysis of Interconnect Crosstalk Defect Coverage of Test Sets
  Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159)
• High-level Crosstalk Defect Simulation for System-on-Chip Interconnects
  Proceedings 19th IEEE VLSI Test Symposium. VTS 2001
• Fault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects
  Computer-Aided Design, International Conference on
• Crosstalk in coupled interconnects with meshed ground planes
  Proceedings of IEEE Multi-Chip Module Conference (MCMC-94)
• Self-Test Methodology for At-Speed Test of Crosstalk in Chip Interconnects
  Design Automation Conference
• Crosstalk bounds in interconnects with random parameters
  Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects
• Enhanced Crosstalk Fault Model and Methodology to Generate Tests for Arbitrary Inter-core Interconnect Topology
  Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02).
• LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects
  Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)
• Influence of Resistive Bridging Fault on Crosstalk Coupling Effects in On-Chip Aggressor-Victim Interconnects
  2006 21st IEEE International Symposium On Defect and Fault Tolerance in VLSI Systems