Novel Low Cost and Double Node Upset Tolerant Latch Design for Nanoscale CMOS Technology

Related Articles

• Single Event Induced Double Node Upset Tolerant Latch
  2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems
• HLDTL: High-performance, low-cost, and double node upset tolerant latch design
  2017 IEEE 35th VLSI Test Symposium (VTS)
• A Highly Robust Double Node Upset Tolerant latch
  2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
• DONUT: A Double Node Upset Tolerant Latch
  2015 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
• Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS
  IEEE Transactions on Emerging Topics in Computing
• Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• Construction of Latch Design with Complete Double Node Upset Tolerant Capability Using C-Element
  2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
• A Low-Delay Quadruple-Node-Upset Self-Recoverable Latch Design
  2023 IEEE 32nd Asian Test Symposium (ATS)
• A Sextuple Cross-Coupled Dual-Interlocked-Storage-Cell based Multiple-Node-Upset Self-Recoverable Latch
  2021 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)
• Cost-Optimized Double-Node-Upset-Recovery Latch Designs With Aging Mitigation and Algorithm-Based Verification for Long-Term Robustness Enhancement
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems