A Python-based evaluation framework for stochastic computing circuits on FPGA SoC

Naoki Fujieda

doi:10.1109/CANDARW53999.2021.00021

2021 Ninth International Symposium on Computing and Networking Workshops (CANDARW)

A Python-based evaluation framework for stochastic computing circuits on FPGA SoC

Year: 2021, Pages: 81-86

DOI Bookmark: 10.1109/CANDARW53999.2021.00021

Authors

Naoki Fujieda, Aichi Institute of Technology,Faculty of Engineering,Department of Electrical and Electronics Engineering,Toyota, Aichi,Japan

Abstract

Stochastic computing (SC) has drawn renewed attention from researchers as it can minimize amount of hardware and power consumption. Since a conversion between binary data and bitstreams is required, an SC circuit cannot be simulated or run alone and it spends a lot of time and effort to prepare an evaluation environment. In this paper, we introduce an evaluation framework for an SC circuit on an FPGA SoC, where the circuit is easily integrated into Xilinx’s PYNQ platform and its test program can be written in Python. According to our estimation based on an evaluation, an SC circuit with about 600 input and 300 output ports is implementable on a PYNQ-Z1, a low-end development board for the PYNQ platform.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Optimising Self-Timed FPGA Circuits
2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools
On How to Efficiently Implement Deep Learning Algorithms on PYNQ Platform
2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
Secure FPGA circuits using controlled placement and routing
2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)
Lynq: A Lightweight Software Layer for Rapid SoC FPGA Prototyping
2018 28th International Conference on Field Programmable Logic and Applications (FPL)
BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
2018 28th International Conference on Field Programmable Logic and Applications (FPL)
Maverick: A Stand-Alone CAD Flow for Partially Reconfigurable FPGA Modules
2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)
FPGA-Based Embedded System Implementation of Audio Signal Alignment
2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)
The Implementation of a Power Efficient BCNN-Based Object Detection Acceleration on a Xilinx FPGA-SoC
2019 International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, Physical and Social Computing (CPSCom) and IEEE Smart Data (SmartData)
Hardware resources analysis of BNNs splitting for FARD-based multi-FPGAs Distributed Systems
2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)
DAC-SDC Low Power Object Detection Challenge for UAV Applications
IEEE Transactions on Pattern Analysis & Machine Intelligence

A Python-based evaluation framework for stochastic computing circuits on FPGA SoC

Authors

Abstract

Related Articles