Abstract
This paper dicusses about a programmable embedded microprocessor for bit-scalable in-memory computing.
2019 IEEE Hot Chips 31 Symposium (HCS)
Like what you’re reading?
Already a member?
Related Articles
- The SH microprocessor: 16-bit fixed length instruction set provides better power and die size
Proceedings of COMPCON '94 - A 32-bit superscalar microprocessor G/sub MICRO//400 for embedded systems
Proceedings of the 11th TRON project International Symposium - A 32-bit superscalar microprocessor with 64-bit processing and high bandwidth DRAM interface
Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors - A 128-bit microprocessor compatible programmable correlator chip for use in synchronous communication
COMPEURO 89 Proceedings VLSI and Computer Peripherals. - A Design of 32-Bit Embedded Microprocessor
Communications and Intelligence Information Security, International Conference on - NS32532: case study in general-purpose microprocessor design tradeoffs
Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track - 8-bit CISC Microprocessor Core for Teaching Applications in the Digital Systems Laboratory
Reconfigurable Computing and FPGAs, International Conference on - A 32-bit microprocessor with high performance bit-map manipulation instructions
Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors - A Cost-Effective RISC/DSP Microprocessor for Embedded Systems
IEEE Micro - The TMS34010: An Embedded Microprocessor
IEEE Micro