MBus: An ultra-low power interconnect bus for next generation nanopower systems

Pat Pannuto; Yoonmyung Lee; Ye-Sheng Kuo; ZhiYoong Foo; Benjamin Kempke; Gyouho Kim; Ronald G. Dreslinski; David Blaauw; Prabal Dutta

doi:10.1145/2749469.2750376

2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA)

MBus: An ultra-low power interconnect bus for next generation nanopower systems

Year: 2015, Pages: 629-641

DOI Bookmark: 10.1145/2749469.2750376

Authors

Pat Pannuto, Electrical Engineering and Computer Science Department, University of Michigan, Ann Arbor, 48109, USA
Yoonmyung Lee, Electrical Engineering and Computer Science Department, University of Michigan, Ann Arbor, 48109, USA
Ye-Sheng Kuo, Electrical Engineering and Computer Science Department, University of Michigan, Ann Arbor, 48109, USA
ZhiYoong Foo, Electrical Engineering and Computer Science Department, University of Michigan, Ann Arbor, 48109, USA
Benjamin Kempke, Electrical Engineering and Computer Science Department, University of Michigan, Ann Arbor, 48109, USA
Gyouho Kim, Electrical Engineering and Computer Science Department, University of Michigan, Ann Arbor, 48109, USA
Ronald G. Dreslinski, Electrical Engineering and Computer Science Department, University of Michigan, Ann Arbor, 48109, USA
David Blaauw, Electrical Engineering and Computer Science Department, University of Michigan, Ann Arbor, 48109, USA
Prabal Dutta, Electrical Engineering and Computer Science Department, University of Michigan, Ann Arbor, 48109, USA

Abstract

Currently, most electronic toll collection (ETC) systems around the world are implemented by DSRC (dedicated short range communication) technology. However global positioning system technique is applied to ETC in recent years. It is an innovative technology for Expressway Network electronic toll collection solution. In this paper, the frame composing and working flow of the system are described, the advantages and disadvantages of the system are discussed and the application of GPS-based ETC system in China is detailedly discussed at last.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

A Novel Low Power G m-C Continuous-Time Analog Filter with Wide Tuning Range
2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)
Demo: Ultra-constrained sensor platform interfacing
2012 ACM/IEEE 11th International Conference on Information Processing in Sensor Networks (IPSN)
Low power, low voltage memories for portable electronics
1991 International Symposium on VLSI Technology, Systems, and Applications
A Receiver Circuit for Low-Swing Interconnect Schemes
2010 IEEE Computer Society Annual Symposium on VLSI
The opportunity cost of low power design: a case study in circuit tuning
Low Power Electronics and Design, International Symposium on
An ultra-low-power self-biased current reference
Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design
Theoretical analysis of bus-invert coding
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
MBus: A System Integration Bus for the Modular Microscale Computing Class
IEEE Micro
Leveraging Unused Resources for Energy Optimization of FPGA Interconnect
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

MBus: An ultra-low power interconnect bus for next generation nanopower systems

Authors

Abstract

Related Articles