Automating the CMOS Gate Sizing for Reduced Power/Energy

Related Articles

• A In-depth Simulation Study of CMOS Inverters Based on the Novel Surrounding Gate Transistors
  Electronics and Micro-electronics, International Conference on Advances in
• A 1V, low power, high-gain, 3 – 11 GHz double-balanced CMOS sub-harmonic mixer
  2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
• CMOS logic design with independent-gate FinFETs
  25th International Conference on Computer Design, ICCD 2007
• Probability analysis for CMOS floating gate faults
  Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC
• NBTI-aware technique for transistor sizing of high-performance CMOS gates
  2009 10th Latin American Test Workshop
• Minimizing power consumption of static CMOS circuits by transistor sizing and input reordering
  VLSI Design, International Conference on
• Multi-level, Memory-Based Logic Using CMOS Technology
  2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
• Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits
  IEEE Journal on Exploratory Solid-State Computational Devices and Circuits
• Analysis of Gate Oxide Shorts in CMOS Circuits
  IEEE Transactions on Computers
• Layout technique for double-gate silicon nanowire FETs with an efficient sea-of-tiles architecture
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems