Efficient Testing of Clock Regenerator Circuits in Scan Designs

Related Articles

• A clock-gating based capture power droop reduction methodology for at-speed scan testing
  Design, Automation & Test in Europe Conference & Exhibition
• Constrained ATPG for functional RTL circuits using F-Scan
  2010 IEEE International Test Conference
• Calibrating clock stretch during AC scan testing
  IEEE International Conference on Test, 2005.
• Using ATPG for clock rules checking in complex scan designs
  Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125)
• Scan testing of micropipelines
  Proceedings 13th IEEE VLSI Test Symposium
• Path Delay Testing: Variable-Clock Versus Rated-Clock
  VLSI Design, International Conference on
• Partial scan designs without using a separate scan clock
  Proceedings 13th IEEE VLSI Test Symposium
• Clock controller design in SuperSPARC II microprocessor
  Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors
• Designing Circuits with Partial Scan
  IEEE Design & Test of Computers
• Single-Clock Partial Scan
  IEEE Design & Test of Computers