Design, Automation & Test in Europe Conference & Exhibition
Like what you’re reading?
Already a member?
Related Articles
- HOLMES: Capturing the Yield-Optimized Design Space Boundaries of Analog and RF Integrated Circuits
Design, Automation & Test in Europe Conference & Exhibition - Yield modelling and yield enhancement for FPGAs using fault tolerance schemes
Proceedings. 2005 International Conference on Field Programmable Logic and Applications - Holmes: capturing the yield-optimized design space boundaries of analog and RF integrated circuits
Design, Automation & Test in Europe Conference & Exhibition - An efficient method for parametric yield optimization of MOS integrated circuits
1989 IEEE International Conference on Computer-Aided Design - Accurate and efficient evaluation of circuit yield and yield gradients
1990 IEEE International Conference on Computer-Aided Design - Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling
2007 IEEE/ACM International Conference on Computer Aided Design - Holmes: capturing the yield-optimized design space boundaries of analog and RF integrated circuits
Design, Automation & Test in Europe Conference & Exhibition - Statistical timing yield optimization by gate sizing
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Maximizing the functional yield of wafer-to-wafer 3-D integration
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Yield learning perspectives
IEEE Design & Test of Computers