A Three-Dimensional Integrated Accelerator

Related Articles

• TSV-virtualization for Multi-protocol-Interconnect in 3D-ICs
  2012 15th Euromicro Conference on Digital System Design
• "Green" On-chip Inductors in Three-Dimensional Integrated Circuits
  2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
• Thermal Effect of TSVs in 3D Die-Stacked Integrated Circuits
  2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011)
• Accurate Depth Control of Through-Silicon Vias by Substrate Integrated Etch Stop Layers
  2017 IEEE 67th Electronic Components and Technology Conference (ECTC)
• Through-silicon-via management during 3D physical design: When to add and how many?
  2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2010)
• Reliable Power Delivery System Design for Three-Dimensional Integrated Circuits (3D ICs)
  2012 IEEE Computer Society Annual Symposium on VLSI
• High frequency characterization and modeling of high density TSV in 3D integrated circuits
  2009 IEEE Workshop on Signal Propagation on Interconnects (SPI)
• 3D-DPS: An Efficient 3D-CAC for Reliable Data Transfer in 3D ICs
  2016 12th European Dependable Computing Conference (EDCC)
• Thermal-Aware Design and Test Techniques for Two-and Three-Dimensional Networks-on-Chip
  2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
• Improving Performance and Fabrication Metrics of Three-Dimensional ICs by Multiplexing Through-Silicon Vias
  2013 Euromicro Conference on Digital System Design (DSD)