13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems
Like what you’re reading?
Already a member?
Related Articles
- Built-In Self-Test of configurable logic blocks in Virtex-5 FPGAs
Southeastern Symposium on System Theory - Testing Xilinx XC4000 Configurable Logic Blocks with Carry Logic Modules
Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Master-Slave TMR Inspired Technique for Fault Tolerance of SRAM-Based FPGA
2010 IEEE Computer Society Annual Symposium on VLSI - Fault Tolerance of Multiple Logic Faults in SRAM-Based FPGA Systems
2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011) - An Exact Tree-Based Structural Technology Mapping Algorithm for Configurable Logic Blocks in FPGAs
Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040) - Testing and Diagnosis Techniques for LUT-Based FPGA?s
13th Asian Test Symposium - Speculative Memory State Transfer for Active-Active Fault Tolerance
Cluster Computing and the Grid, IEEE International Symposium on - An Improved Design of a Reversible Fault Tolerant LUT-based FPGA
2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) - Fast memory state synchronization for virtualization-based fault tolerance
2009 IEEE/IFIP International Conference on Dependable Systems & Networks - Scalable and Configurable Multi-Chip SRAM in a Package for Space Applications
2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)