A good input ordering for circuit verification based on binary decision diagrams

Related Articles

• Bottom-up evaluation of logic programs using binary decision diagrams
  Proceedings of the Eleventh International Conference on Data Engineering
• Timed binary decision diagrams
  Proceedings International Conference on Computer Design VLSI in Computers and Processors
• Functional Simulation using Binary Decision Diagrams
  Computer-Aided Design, International Conference on
• On variable ordering of binary decision diagrams for the application of multi-level logic synthesis
  Proceedings of the European Conference on Design Automation.
• Minimization of binary decision diagrams based on exchanges of variables
  1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers
• Minimization of the expected path length in BDDs based on local changes
  Asia and South Pacific Design Automation Conference
• Minimization of the expected path length in BDDs based on local changes
  ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004
• Boolean satisfiability and equivalence checking using general binary decision diagrams
  1991 IEEE International Conference on Computer Design: VLSI in Computers and Processors
• Efficient graph-based computation and manipulation of functional decision diagrams
  1993 European Conference on Design Automation with the European Event in ASIC Design
• A Characterization of Binary Decision Diagrams
  IEEE Transactions on Computers