Path sensitization of combinational circuits and its impact on clocking of sequential systems

The design of high performance ICs requires accurate critical path analysis tools, to verify and design optimal clocking schemes. A theoretical basis is presented, which allows comparison of several path analysis approaches. Finally, an optimal and correct clocking scheme is presented, which does not suffer from the problems of previously published clocking schemes.