Functional fault model definition for bus testing

Elmira Karimi; Mohamad Hashem Haghbayan; Adele Maleki; Mahmoud Tabandeh

doi:10.1109/EWDTS.2013.6673089

2013 11th East-West Design and Test Symposium (EWDTS)

Functional fault model definition for bus testing

Year: 2013, Pages: 1-4

DOI Bookmark: 10.1109/EWDTS.2013.6673089

Authors

Elmira Karimi, Department of electrical engineering, Sharif University of Technology, Iran
Mohamad Hashem Haghbayan, CADLab, Department of electrical and computer engineering, University of Tehran, Iran
Adele Maleki, Department of electrical engineering, Science and Research Branch, Islamic Azad University, Iran
Mahmoud Tabandeh, Department of electrical engineering, Sharif University of Technology, Iran

Abstract

In this paper we present a new fault model for testing bus components using their functionality. With the aim of a new fault model definition all components in a bus except cores of the SoC will be tested as fast as possible. According to the proposed method in this paper, at first, wires and small components will be tested by marching test patterns as the test data and, after that based on a proposed method; the new format faults for the bus will be used. Using AMBA-AHB as the experimental result, the new fault model shows efficiency in comparison with corresponding stuck-at.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

System-level power analysis methodology applied to the AMBA AHB bus [SoC applications]
Design, Automation & Test in Europe Conference & Exhibition
Accelerated On-chip Communication Test Methodology Using a Novel High-Level Fault Model
2015 IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)
Using formal techniques to debug the AMBA system-on-chip bus protocol
Design, Automation & Test in Europe Conference & Exhibition
On compliance test of on-chip bus for SOC
ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004
AHRB: A high-performance time-composable AMBA AHB bus
2014 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)
Architecture design and technical methodology for bus testing
East-West Design & Test Symposium
Performance Comparison of AMBA Bus-Based System-On-Chip Communication Protocol
Communication Systems and Network Technologies, International Conference on
A Low-Cost and High-Performance Embedded System Architecture and an Evaluation Methodology
2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
System-level power analysis methodology applied to the AMBA AHB bus [SoC applications]
Design, Automation & Test in Europe Conference & Exhibition
Dynamically configurable bus topologies for high-performance on-chip communication
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Functional fault model definition for bus testing

Authors

Abstract

Related Articles