Improvement of common-mode rejection ratio in symmetrical differential stages with dynamic load

Sergei G. Krutchinsky; G.A. Svizev; Alexey E. Titov

doi:10.1109/EWDTS.2013.6673106

2013 11th East-West Design and Test Symposium (EWDTS)

Improvement of common-mode rejection ratio in symmetrical differential stages with dynamic load

Year: 2013, Pages: 1-4

DOI Bookmark: 10.1109/EWDTS.2013.6673106

Authors

Sergei G. Krutchinsky, Southern Federal University, scientific center “MicAn”, Russian Federation
G.A. Svizev, Southern Federal University, scientific center “MicAn”, Russian Federation
Alexey E. Titov, Southern Federal University, scientific center “MicAn”, Russian Federation

Abstract

The dynamic load structure for symmetrical differential stages based on principle of self-compensation of active elements small-signal parameters influence on common-mode rejection ratio (CMR) is proposed. Shown that this load in traditional stage structure allows to decrease influence of active elements transfer conductance on CMR. Limiting estimations that characterize CMR maximum are found. Results of simulation and comparative research of different symmetrical differential stages are given. Shown that different circuit approaches for CMR optimization are consistent.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Common-mode signal minimization in differential stage
East-West Design & Test Symposium
On Slew Rate Enhancement in Class-A Opamps Using Local Common-Mode Feedback
2015 28th International Conference on VLSI Design (VLSID)
A Highly Linear Operational Transconductance Amplifier (OTA) with High Common Mode Rejection Ratio
Signal Acquisition and Processing, International Conference on
A Novel Technique for Improvement of Power Supply Rejection Ratio in Amplifer Circuits
Advances in Computing, Control, and Telecommunication Technologies, International Conference on
A Two-Stage Large-Capacitive-Load Amplifier with Multiple Cross-Coupled Small-Gain Stages
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Analysis and implementation of a minimum-supply body-biased CMOS differential amplifier cell
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-Voltage, Full-Swing Voltage-Controlled Oscillator With Symmetrical Even-Phase Outputs Based on Single-Ended Delay Cells
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A 175.2-mW 4-Stage OTA With Wide Load Range (400 pF–12 nF) Using Active Parallel Compensation
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The Method of Increasing of CMRR for CJFET Dual Differential Input Stages for the Tasks of Processing Sensor Signals Under Conditions of Cryogenic Temperatures and Penetrating Radiation
2020 IEEE East-West Design & Test Symposium (EWDTS)
An Enhanced Input Differential Pair for Low-Voltage Bulk-Driven Amplifiers
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Improvement of common-mode rejection ratio in symmetrical differential stages with dynamic load

Authors

Abstract

Related Articles