Compression based on deterministic vector clustering of incompatible test cubes

G. Mrugalski; N. Mukherjee; J. Rajski; D. Czysz; J. Tyszer

doi:10.1109/TEST.2009.5355555

2009 International Test Conference

Compression based on deterministic vector clustering of incompatible test cubes

Year: 2009, Pages: 1-10

DOI Bookmark: 10.1109/TEST.2009.5355555

Authors

G. Mrugalski, Mentor Graphics Corporation, Wilsonville, OR 97070, USA
N. Mukherjee, Mentor Graphics Corporation, Wilsonville, OR 97070, USA
J. Rajski, Mentor Graphics Corporation, Wilsonville, OR 97070, USA
D. Czysz, Poznań University of Technology, 60-965, Poland
J. Tyszer, Poznań University of Technology, 60-965, Poland

Abstract

The presented compression scheme is a novel solution that is based on deterministic vector clustering and encompasses three data reduction features in one on-chip decoding system. The approach preserves all benefits of continuous flow decompression and offers compression ratios of order 1000x with encoding efficiency much higher than 1.00.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Generating Small Test Sets for Test Compression/Decompression Scheme Using Statistical Coding
Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002
A technique for high ratio LZW compression [logic test vector compression]
Design, Automation & Test in Europe Conference & Exhibition
A technique for high ratio LZW compression [logic test vector compression]
Design, Automation & Test in Europe Conference & Exhibition
Test Data Compression for System-on-a-Chip Using Golomb Codes
Proceedings 18th IEEE VLSI Test Symposium
A technique for high ratio LZW compression [logic test vector compression]
Design, Automation & Test in Europe Conference & Exhibition
Low power compression of incompatible test cubes
2010 IEEE International Test Conference
Embedded test decompressor to reduce the required channels and vector memory of tester for complex processor circuit
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Decoding-aware Compression of FPGA Bitstreams
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
MICRO: a new hybrid test data compression/decompression scheme
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Test data compression using efficient bitmask and dictionary selection methods
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Compression based on deterministic vector clustering of incompatible test cubes

Authors

Abstract

Related Articles