Error-tolerant bit generation techniques for use with a hardware-embedded path delay PUF

Similar Articles

• Pseudo-LFSR PUF: A Compact, Efficient and Reliable Physical Unclonable Function
  Reconfigurable Computing and FPGAs, International Conference on
• A Delay-based PUF Design Using Multiplexers on FPGA
  Field-Programmable Custom Computing Machines, Annual IEEE Symposium on
• Quantitative and Statistical Performance Evaluation of Arbiter Physical Unclonable Functions on FPGAs
  Reconfigurable Computing and FPGAs, International Conference on
• Characterization of the bistable ring PUF
  Design, Automation & Test in Europe Conference & Exhibition
• True Random Number Generation with the Shift-register Reconvergent-Fanout (SiRF) PUF
  2022 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)
• Enhancing Strong PUF Security With Nonmonotonic Response Quantization
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• A Generic Obfuscation Framework for Preventing ML-Attacks on Strong-PUFs through Exploitation of DRAM-PUFs
  2023 IEEE 8th European Symposium on Security and Privacy (EuroS&P)
• CRC-PUF: A Machine Learning Attack Resistant Lightweight PUF Construction
  2019 IEEE European Symposium on Security and Privacy Workshops (EuroS&PW)
• A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• STT-MRAM-Based Reliable Weak PUF
  IEEE Transactions on Computers