A Low-Leakage Single-Ended 6T SRAM Cell

Related Articles

• A New Low-Power Soft-Error Tolerant SRAM Cell
  2010 IEEE Computer Society Annual Symposium on VLSI
• Optimization of Leakage Current in SRAM Cell Using Shorted Gate DG FinFET
  2013 Third International Conference on Advanced Computing & Communication Technologies (ACCT 2013)
• A 0.6V Retention VMIN Ultra-Low Leakage High Density 6T SRAM in 40nm CMOS Technology Using Adaptive Source Bias
  2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)
• An Innovative 6T Hybrid SRAM Cell in sub-32 nm Double-Gate MOS Technology
  Electronic Design, Test and Applications, IEEE International Workshop on
• A Novel Zero-Aware Four-Transistor SRAM Cell for High Density and Low Power Cache Application
  2008 International Conference on Advanced Computer Theory and Engineering (ICACTE)
• Leakage Reduction in DT8T SRAM Cell Using Body Biasing Technique
  2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS)
• Optimization of Low Power 7T SRAM Cell in 45nm Technology
  Advanced Computing & Communication Technologies, International Conference on
• A Soft Error Resilient Low Leakage SRAM Cell Design
  2015 IEEE 24th Asian Test Symposium (ATS)
• Characterization of a Novel Low Leakage Power and Area Efficient 7T SRAM Cell
  2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)
• Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems