Abstract
Memories are the most universal components of our day to day real time applications. Almost all application system chips contain some type of embedded memory chips, such as ROM, Static RAM, Dynamic RAM, and flash memory. The goal of the semiconductor technology is to continue to scale the technology in overall performance. Memories have complex design structures than any other core in SoC. Due to higher levels of integration and huge memory size, manufacturing cost of the device is reducing and testing cost is increasing. Testing is required to guarantee fault free products. Exhaustive number of bit patterns will take more time to test the circuit. Test algorithms are necessary to optimize the testing time. In this paper memory is designed and tested for different fault models. We have simulated and analyzed the memory design using ChipScope Pro and synthesis is done by using Spartan 3E FPGA.