An algorithm to reduce test application time in full scan designs

Related Articles

• Design for testability strategies using full/partial scan designs and test point insertions to reduce test application times
  Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001
• Overall consideration of scan design and test generation
  1992 IEEE/ACM International Conference on Computer-Aided Design
• Timing-driven test point insertion for full-scan and partial-scan BIST
  Proceedings of 1995 IEEE International Test Conference (ITC)
• Test of bridging faults in scan-based sequential circuits
  Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC
• H-SCAN: A high level alternative to full-scan testing with reduced area and test application overheads
  Proceedings of 14th VLSI Test Symposium
• Configuring multiple scan chains for minimum test time
  1992 IEEE/ACM International Conference on Computer-Aided Design
• A test clock reduction method for scan-designed circuits
  Proceedings of International Test Conference
• A genetic approach to test application time reduction for full scan and partial scan circuits
  VLSI Design, International Conference on
• A design for testability scheme to reduce test application time in full scan
  Digest of Papers. 1992 IEEE VLSI Test Symposium
• Sequential test generation with reduced test clocks for partial scan designs
  Proceedings of IEEE VLSI Test Symposium