An Improved M/T Speed Algorithm Based on RISC-V DSP

Related Articles

• A Cost-Effective RISC/DSP Microprocessor for Embedded Systems
  IEEE Micro
• 20-Bit RISC and DSP System Design in an FPGA
  Computing in Science & Engineering
• Evaluating Cryptographic Extensions On A RISC-V Simulation Environment
  2022 25th Euromicro Conference on Digital System Design (DSD)
• A CFI Verification System based on the RISC-V Instruction Trace Encoder
  2022 25th Euromicro Conference on Digital System Design (DSD)
• Design of A Programmable PCI-E Encryption System Based on RISC-V
  2022 6th International Symposium on Computer Science and Intelligent Control (ISCSIC)
• Accelerating Blake3 in RISC-V
  2023 2nd International Conference on Computing, Communication, Perception and Quantum Technology (CCPQT)
• Parallel Verification in RISC-V Secure Boot
  2023 IEEE 16th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)
• An Open-Source RISC-V Vector Math Library
  2024 IEEE 31st Symposium on Computer Arithmetic (ARITH)
• Vector Processing Unit: A RISC-V based SIMD Co-processor for Embedded Processing
  2021 24th Euromicro Conference on Digital System Design (DSD)
• Accelerated RISC-V for SIKE
  2021 IEEE 28th Symposium on Computer Arithmetic (ARITH)