Design of Bidirectional Bus Based on Verilog HDL

Related Articles

• Automatic generation of Verilog bus transactors from natural language protocol specifications
  2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)
• Parallel Multi-core Verilog HDL Simulation Using Domain Partitioning
  2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
• Research on LXI Trigger Bus
  Embedded Software and Systems, Second International Conference on
• General purpose bidirectional optical backplane: high-performance bus for multiprocessor systems
  Massively Parallel Processing Using Optical Interconnections, International Conference on
• Panel: Design Automation Tools for FPGA Design
  1994 31st Design Automation Conference
• FPGA-based Matrix Keyboard Common IP Core Design and the Implementation Using Verilog HDL
  2017 Second International Conference on Mechanical, Control and Computer Engineering (ICMCCE)
• Design of Electric Power Data Acquisition Card Based on PC/104 Bus
  Electrical and Control Engineering, International Conference on
• Verilog HDL based FPGA design
  International Verilog HDL Conference
• Slotted ALOHA in high speed bidirectional bus networks
  IEEE INFCOM '91 - Communications Societies Proceedings
• Distributed Multi-Pair Computation for Intra C-RAN Bidirectional Communications
  2023 Biennial Symposium on Communications (BSC)