A 12-bit 50MS/s Low-Power Pipeline ADC for WiMAX

Related Articles

• Design of a Low Power, High Speed Complementary Input Folded Regulated Cascode OTA for a Parallel Pipeline ADC
  2011 IEEE Computer Society Annual Symposium on VLSI
• A 1mW Multi-channel 12-bit SAR A/D Converter
  2012 Second International Conference on Intelligent System Design and Engineering Application
• CMOS 1.6 GHz Bandwidth 12 Bit Time Interleaved Pipelined ADC
  Information Technology: New Generations, Third International Conference on
• A Low Power 12-Bit 20Msamples/s Pipelined ADC
  2009 International Conference on Signal Processing Systems (ICSPS)
• 12-Bits 50 MHz Pipelined Low-Voltage ADC Design
  Image and Signal Processing, Congress on
• Design Techniques and Considerations for a 1.2V 10bit CMOS Pipeline ADC
  Computer Modeling and Simulation, International Conference on
• Low Power High Performance Digitally Assisted Pipelined ADC
  2008 IEEE Computer Society Annual Symposium on VLSI
• Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing
  2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)
• A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• A 12-bit 2-GS/s Pipeline ADC in 28-nm CMOS With Linear-Error Self-Calibration
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems