An adaptive routing algorithm to improve lifetime reliability in NoCs architecture

Juman Alshraiedeh; Avinash Kodi

doi:10.1109/DFT.2016.7684083

2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)

An adaptive routing algorithm to improve lifetime reliability in NoCs architecture

Year: 2016, Pages: 127-130

DOI Bookmark: 10.1109/DFT.2016.7684083

Authors

Juman Alshraiedeh, Department of Electrical Engineering and Computer Science, Russ College of Engineering and Technology, Ohio University, 322D Stocker Center, Athens, 45701, United States of America
Avinash Kodi, Department of Electrical Engineering and Computer Science, Russ College of Engineering and Technology, Ohio University, 322D Stocker Center, Athens, 45701, United States of America

Abstract

In 1999, Page et al. described their algorithm - PageRank - for scoring pages in their web search engine, Google. Already from the start it was clear that due to the large number of pages to be ranked, the PageRank algorithm's efficiency and optimal performance was and is a critical feature. One method of increasing the efficiency of calculations is based on MapReduce, also originally published by Google. In this paper, we use the forelem framework to go from an initial specification of PageRank to a much more performant implementation.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Similar Articles

Reliability and Threat Analysis of NBTI Stress on DSP Cores
2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS)
Rejuvenation of NBTI-Impacted Processors Using Evolutionary Generation of Assembler Programs
2016 IEEE 25th Asian Test Symposium (ATS)
Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Stress-Aware Loops Mapping on CGRAs with Dynamic Multi-Map Reconfiguration
IEEE Transactions on Parallel & Distributed Systems
A Study of the States Kinetics in NBTI and HCI Degradation based on TCAD
2023 6th International Conference on Electronics and Electrical Engineering Technology (EEET)
ZeroScreen: A Novel Structure for IC Reliability Screening at Time-Zero
2019 IEEE 37th VLSI Test Symposium (VTS)
An Aging-Aware Routing Algorithm for Improving Reliability in NoC-Based Multicore Systems
2019 IEEE 21st International Conference on High Performance Computing and Communications; IEEE 17th International Conference on Smart City; IEEE 5th International Conference on Data Science and Systems (HPCC/SmartCity/DSS)
Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Framework to Explore Workload-Specific Performance and Lifetime Trade-offs in Neuromorphic Computing
IEEE Computer Architecture Letters
A Statistical Gate Sizing Method for Timing Yield and Lifetime Reliability Optimization of Integrated Circuits
IEEE Transactions on Emerging Topics in Computing