Impact analysis of resistive bridge within deep submicron Secured CMOS circuits

Related Articles

• CMOS bridges and resistive transistor faults: IDDQ versus delay effects
  Proceedings of IEEE International Test Conference - (ITC)
• Automatic classification of bridge defects
  2010 IEEE International Test Conference
• Fault Clustering in deep-submicron CMOS Processes
  Design, Automation & Test in Europe. DATE'08
• On evaluating competing bridge fault models for CMOS ICs
  Proceedings of IEEE VLSI Test Symposium
• Resistive Bridge Fault Model Evolution from Conventional to Ultra Deep Submicron Technologies
  23rd IEEE VLSI Test Symposium (VTS'05)
• Testing for Intermittent Resistive Faults in CMOS Integrated Systems
  2016 Euromicro Conference on Digital System Design (DSD)
• Reliable low-power design in the presence of deep submicron noise
  Proceedings of ISLPED2000: International Symposium on Low Power Electronic Design
• IDDQ Test: Will It Survive the DSM Challenge?
  IEEE Design & Test of Computers
• Impact of Resistive Open and Bridge Defects on the SET Robustness of Standard CMOS Combinational Logic
  2018 IEEE East-West Design & Test Symposium (EWDTS)
• Test Methodology for Defect-Based Bridge Faults
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems