Managing power, performance and reliability trade-offs

Padma Raghavan; Mahmut Kandemir; Mary Jane Irwin; Konrad Malkowski

doi:10.1109/IPDPS.2008.4536422

2008 IEEE International Parallel & Distributed Processing Symposium

Managing power, performance and reliability trade-offs

Year: 2008, Pages: 1-5

DOI Bookmark: 10.1109/IPDPS.2008.4536422

Authors

Padma Raghavan, Department of Computer Science and Engineering, The Pennsylvania State University, University Park, 16802, USA
Mahmut Kandemir, Department of Computer Science and Engineering, The Pennsylvania State University, University Park, 16802, USA
Mary Jane Irwin, Department of Computer Science and Engineering, The Pennsylvania State University, University Park, 16802, USA
Konrad Malkowski, Department of Computer Science and Engineering, The Pennsylvania State University, University Park, 16802, USA

Abstract

We present recent research on utilizing power, performance and reliability trade-offs in meeting the demands of scientific applications. In particular we summarize results of our recent publications on (i) phase-aware adaptive hardware selection for power-efficient scientific computations, (ii) adapting application execution to reduced CPU availability, and (iii) a helper thread based EDP reduction scheme for adapting application execution in CMPs.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Power-Latency Trade-offs in Virtualized Environments
2014 28th International Conference on Advanced Information Networking and Applications Workshops (WAINA)
Improving Performance of the Irregular Data Intensive Application with Small Computation Workload for CMPs
2011 40th International Conference on Parallel Processing Workshops
Ultra-Low Energy Computing with Noise: Energy-Performance-Probability Trade-offs
IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06)
Load Miss Prediction - Exploiting Power Performance Trade-offs
2007 IEEE International Parallel and Distributed Processing Symposium
A helper thread based EDP reduction scheme for adapting application execution in CMPs
2008 IEEE International Parallel & Distributed Processing Symposium
Trade-offs between yield and reliability enhancement [VLSI]
Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
Power-Performance Trade-Offs for Reconfigurable Computing
Hardware/software codesign and system synthesis, International conference on
Power-performance trade-offs for reconfigurable computing
International Conference on Hardware/Software Codesign and Systems Synthesis
Exploring power behaviors and trade-offs of in-situ data analytics
2013 SC - International Conference for High Performance Computing, Networking, Storage and Analysis
Reliability-Performance Trade-offs in Neuromorphic Computing
2020 11th International Green and Sustainable Computing Workshops (IGSC)

Managing power, performance and reliability trade-offs

Authors

Abstract

Related Articles