ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis

Saraju P. Mohanty

doi:10.1109/ISQED.2008.9

2008 9th International Symposium on Quality Electronic Design (ISQED '08)

ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis

Year: 2008, Pages: 174-177

DOI Bookmark: 10.1109/ISQED.2008.9

Authors

Saraju P. Mohanty

Abstract

In this paper dual-K (DKCMOS) technology is proposed as a method for gate leakage power reduction. An integer linear programming (ILP) based algorithm is proposed for its optimization during architectural synthesis. The algorithm uses device-level gate leakage models for precharacterizing register-transfer level (RTL)datapath component library and minimizes the leakage delay product (LDP). The proposed algorithm is tested for several circuits for 45nm CMOS technology node. The experiments show that average gateleakage reduction are 67.7% and 80.8% for SiO_2-SiON and SiO_2-Si_3N_4, respectively.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Nanoscale CMOS Circuit Leakage Power Reduction by Double-Gate Device
Low Power Electronics and Design, International Symposium on
An Asymmetric SRAM Cell to Lower Gate Leakage
Proceedings. 5th International Symposium on Quality Electronic Design
Nanoscale CMOS circuit leakage power reduction by double-gate device
Low Power Electronics and Design, International Symposium on
Design Techniques for Gate-Leakage Reduction in CMOS Circuits
ISQED 2003: 4th International Symposium on Quality Electronic Design
Analysis and Minimization Techniques for Total Leakage Considering Gate Oxide Leakage
Design Automation Conference
Analysis and minimization techniques for total leakage considering gate oxide leakage
Design Automation Conference
Gate Leakage and Its Reduction in Deep Submicron SRAM
VLSI Design, International Conference on
NBTI and Leakage Reduction Using ILP-Based Approach
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Gate leakage reduction for scaled devices using transistor stacking
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Anomalous leakage current in silicon oxynitride thin films grown by microwave excited nitrogen plasma nitridation
IEEE 7th International Conference on Properties and Applications of Dielectric Materials

ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis

Authors

Abstract

Related Articles