24th IEEE VLSI Test Symposium
Download PDF

Abstract

We propose techniques to speed up diagnostic fault simulation for circuits without full-scan which may need multi-cycle tests. First, we introduce the concept of z-sets for circuits without full scan and show how z-sets can be used in a preprocessing step to improve the performance of diagnostic fault simulation. Further, an implementation of an equivalence identification tool that executes concurrently with diagnostic fault simulation is described along with methods to increase its efficiency by prioritizing fault pair selection and reducing interprocess communication. Finally, a combination of both these techniques is analyzed and the performance benefit is presented. Experimental results on ISCAS?89 benchmarks and industrial circuits indicate that diagnostic fault simulation is substantially faster by 20.6 to 46.9% when z-sets are used along with concurrent equivalent fault identification.
Like what you’re reading?
Already a member?
Get this article FREE with a new membership!

Related Articles