From Device to Application - Integrating RRAM Accelerator Blocks into Large AI Systems

Related Articles

• Evaluating Read Disturb Effect on RRAM based AI Accelerator with Multilevel States and Input Voltages
  2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
• Highly Efficient Layered Syndrome-based Double Error Correction Utilizing Current Summing in RRAM Cells to Simplify Decoder
  2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
• Drop-Connect as a Fault-Tolerance Approach for RRAM-based Deep Neural Network Accelerators
  2024 IEEE 42nd VLSI Test Symposium (VTS)
• Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• Monolithically Integrated RRAM- and CMOS-Based In-Memory Computing Optimizations for Efficient Deep Learning
  IEEE Micro
• SHIFFT: A Scalable Hybrid In-Memory Computing FFT Accelerator
  2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
• Area-Efficient Digital Design Using RRAM-CMOS Standard Cells
  2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
• DNA-CIM: DNA Sequence Analysis Using RRAM-Based Compute In-Memory Accelerator
  2025 38th International Conference on VLSI Design and 2025 24th International Conference on Embedded Systems (VLSID)
• An RRAM-Based Computing-in-Memory Macro With Low-Power Readout/Hold Circuits and Activation Differential Strategy for AdderNet
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• An RRAM Digital Computing-in-Memory Macro With Dual-Mode Multiplication and Maximum Value Rounding Adder Tree
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems