Abstract
This paper investigates the important question of whether or not Iddq-only fails are "bad" and should be rejected during testing. The analysis is based on the Sematech experiment results and employs current signature-based testing.
Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270)
Like what you’re reading?
Already a member?
Related Articles
- On the Comparison of IDDQ and IDDQ Testing
Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146) - Evaluation of Effectiveness of Median of Absolute Deviations Outlier Rejection-based IDDQ Testing for Burn-in Reduction
Proceedings 20th IEEE VLSI Test Symposium (VTS 2002) - VARIANCE REDUCTION USING WAFER PATTERNS in IddQ DATA
Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159) - Failure Analysis of Timing and IDDq-only Failures from the SEMATECH Test Methods Experiment
Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270) - Improved IDDQ Testing with Empirical Linear Prediction
Proceedings. International Test Conference - The 2nd Order Analysis of IDDQ Test Data
Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - 1998 ITC Best Paper: Failure Analysis of Timing and IDDQ-only Failures from the SEMATECH Test Methods Experiment
International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034) - Evaluation of Statistical Outlier Rejection Methods for IDDQ Limit Setting
VLSI Design, International Conference on - IDDQ Testing: Issues Present and Future
IEEE Design & Test of Computers - Graphical IDDQ signatures reduce defect level and yield loss
IEEE Transactions on Very Large Scale Integration (VLSI) Systems