Abstract
IEEE P1581 is aimed at ICs that are otherwise not provisioned with design for test (DFT) for any reason, targeting primarily memory devices, but also allowing for implementation in other devices. This poster provides an overview of test mode entry and exit methods proposed in IEEE P1581.