Software Verification and Validation within the (Rational) Unified Process

Christopher Fuhrman; Fatime Djlive; Edgardo Palza

doi:10.1109/SEW.2003.1270746

28th Annual NASA Goddard Software Engineering Workshop, 2003. Proceedings.

Software Verification and Validation within the (Rational) Unified Process

Year: 2003, Pages: 216

DOI Bookmark: 10.1109/SEW.2003.1270746

Authors

Christopher Fuhrman, ?cole de technologie sup?rieure, Montreal, Canada
Fatime Djlive, ?cole de technologie sup?rieure, Montreal, Canada
Edgardo Palza, ?cole de technologie sup?rieure, Montreal, Canada

Abstract

We discuss the integration of software verification and validation activities (as defined by the IEEE Std. 1012) within the Unified Process. We compare and contrast these two process frameworks, and identify the aspects of verification and validation that are directly supported, partially supported or not supported by the Unified Process.

Like what you’re reading?

Already a member?

Get this article FREE with a new membership!

Verification and validation of simulation models
Winter Simulation Conference
Verification and validation of simulation models
Proceedings of Winter Simulation Conference
A Unified Approach for Verification and Validation of Systems and Software Engineering Models
13th Annual IEEE International Symposium and Workshop on Engineering of Computer Based Systems
A unified methodology for pre-silicon verification and post-silicon validation
Design, Automation & Test in Europe Conference & Exhibition
Inception of Software Validation and Verification Practices within CMMI Level 2
Software Engineering Advances, International Conference on
Unified Certificate Validation System DNS-OCSP
Electronic Commerce and Security, International Symposium
Simulation model verification and validation
1991 Winter Simulation Conference Proceedings.
A Practical Formal Approach for Requirements Validation and Verification of Dependable Systems
Dependable Computing Workshops, Latin-American Symposium on
Verification and validation of simulation models
Proceedings of the 2003 Winter Simulation Conference
A Unified Framework for Design Validation and Manufacturing Test
Proceedings International Test Conference 1996. Test and Design Validity

Software Verification and Validation within the (Rational) Unified Process

Authors

Abstract

Related Articles