1. Home
  2. Proceedings
  3. MTDT
  4. MTDT 2001
Memory Technology, Design and Testin, IEEE International Workshop on

An Approach for Evaluation of Redunancy Analysis Algorithms

Year: 2001, Pages: 0051

Authors

S. Shoukourian, Virage Logic Int.  
V. Vardanian, Virage Logic Int.  
Y. Zorian, Virage Logic Corp.
Download PDF

Abstract