Abstract
2Mbits EEPROM memory has been designed using the ATMEL 0.18 ?m embedded technology. On silicon program and read access time measurements are given, and an optimized production testing flow is proposed.
Memory Technology, Design and Testin, IEEE International Workshop on
Like what you’re reading?
Already a member?
Related Articles
- Radiation hardened 64 K/256 K EEPROM technology
Proceedings of Nonvolatile Memory Technology Conference - Decreasing EEPROM Programming Bias With Negative Voltage, Reliability Impact
Records of the 2002 IEEE International Workshop on Memory Technology, Design and Testing - Design Techniques for Embedded EEPROM Memories in Portable ASIC and ASSP Solutions
Memory Technology, Design and Testin, IEEE International Workshop on - 2k nonvolatile shadow RAM and 256k EEPROM SONOS nonvolatile memory development
Seventh Biennial IEEE International Nonvolatile Memory Technology Conference. Proceedings - A Low Voltage Charge Pump Circuit for RFID Tag EEPROM
Emerging Trends in Engineering & Technology, International Conference on - Detection of SRAM cell stability by lowering array supply voltage
Proceedings of the Ninth Asian Test Symposium - Novel Self-Convergent Scheme Logic-Process-Based Multilevel/Analog EEPROM Memory
2005 IEEE International Workshop on Memory Technology, Design and Testing - Laser irradiation on EEPROM sense amplifiers enhances side-channel leakage of read bits
2016 IEEE Asian Hardware-Oriented Security and Trust (AsianHOST) - A 32 bit microcontroller with an embedded flash EEPROM
1991 International Symposium on VLSI Technology, Systems, and Applications - Embedded-EEPROM descrambling via laser-based techniques – A case study on AVR MCU
2022 Workshop on Fault Detection and Tolerance in Cryptography (FDTC)