A Micro-Watt Multi-port Register File with Wide Operating Voltage Range

Similar Articles

• Compact 12-Port Multi-Bank Register File Test-Chip in 0.35μm CMOS for Highly Parallel Processors
  Asia and South Pacific Design Automation Conference
• Exploring the Limits of Port Reduction in Centralized Register Files
  2009 22nd International Conference on VLSI Design
• A three-port nRERL register file for ultra-low-energy applications
  Proceedings of ISLPED2000: International Symposium on Low Power Electronic Design
• Register file port requirements of transport triggered architectures
  Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture
• Register Port Prediction for a Banked Register File
  2015 Third International Symposium on Computing and Networking (CANDAR)
• Reducing Register Ports for Higher Speed and Lower Energy
  35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.
• Register Write Specialization Register Read Specialization: A Path to Complexity-Effective Wide-Issue Superscalar Processors
  35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.
• A Read-disturb-free, Differential Sensing 1R/1W Port, 8T Bitcell Array
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• Design and Analysis of Highly Energy/Area-Efficient Multiported Register Files With Read Word-Line Sharing Strategy in 65-nm CMOS Process
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems
• A 3-port Register File Design for Improved Fault Tolerance on Resistive Defects in Core-Cells
  2006 21st IEEE International Symposium On Defect and Fault Tolerance in VLSI Systems