Computing with nanoscale memory: Model and architecture

Somnath Paul; Swarup Bhunia

doi:10.1109/NANOARCH.2009.5226362

Previous
Next
Table of Contents
Related Articles

2009 IEEE/ACM International Symposium on Nanoscale Architectures

Computing with nanoscale memory: Model and architecture

Year: 2009, Pages: 1-6

DOI Bookmark: 10.1109/NANOARCH.2009.5226362

Authors

Somnath Paul, Department of Electrical Engineering and Computer Science Case Western Reserve University, Cleveland, OH-44106, USA
Swarup Bhunia, Department of Electrical Engineering and Computer Science Case Western Reserve University, Cleveland, OH-44106, USA

Computing with nanoscale memory: Model and architecture

Authors

Abstract