Concurrent error correction in iterative circuits by recomputing with partitioning and voting

Similar Articles

• Single element correction in sorting algorithms with minimum delay overhead
  2009 10th Latin American Test Workshop
• Concurrent error detection in ALUs by recomputing with rotated operands
  Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
• Warped-RE: Low-Cost Error Detection and Correction in GPUs
  2015 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)
• Sorting networks with built-in error correction
  Proceedings of 1994 International Conference on Parallel and Distributed Systems
• VLSI concurrent error correcting adders and multipliers
  Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
• Reliability estimation for time redundant error correcting adders and multipliers
  IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
• VTV - A Voting Strategy for Real-Time Systems
  2008 14th IEEE Pacific Rim International Symposium on Dependable Computing
• Numerical Defect Correction as an Algorithm-Based Fault Tolerance Technique for Iterative Solvers
  Pacific Rim International Symposium on Dependable Computing, IEEE
• Time redundant error correcting adders and multipliers
  Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
• Offset DMR: A Low Overhead Soft Error Detection and Correction Technique for Transform-Based Convolution
  IEEE Transactions on Computers