Default Cover Image

2015 21st IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)

May 4 2015 to May 6 2015

Mountain View, CA, USA

Table of Contents

[Title page i]Freely available from IEEE.pp. i-i
[Title page iii]Freely available from IEEE.pp. iii-iii
[Copyright notice]Freely available from IEEE.pp. iv-iv
Table of contentsFreely available from IEEE.pp. v-vii
Message from the ChairsFreely available from IEEE.pp. viii-ix
Technical Program CommitteeFreely available from IEEE.pp. x-xi
Steering CommitteeFreely available from IEEE.pp. xii-xii
KeynotesFull-text access may be available. Sign in or learn about subscription options.pp. xiii-xv
A Pausible Bisynchronous FIFO for GALS SystemsFull-text access may be available. Sign in or learn about subscription options.pp. 1-8
How to Synchronize a Pausible Clock to a ReferenceFull-text access may be available. Sign in or learn about subscription options.pp. 9-16
A Low-Latency, Energy-Efficient L1 Cache Based on a Self-Timed PipelineFull-text access may be available. Sign in or learn about subscription options.pp. 17-18
Synchronizers and Data Flip-Flops are DifferentFull-text access may be available. Sign in or learn about subscription options.pp. 19-20
Design and Verification of Speed-Independent Multiphase Buck ControllerFull-text access may be available. Sign in or learn about subscription options.pp. 29-36
DD1: A QDI, Radiation-Hard-by-Design, Near-Threshold 18uW/MIPS Microcontroller in 40nm Bulk CMOSFull-text access may be available. Sign in or learn about subscription options.pp. 37-44
Timing Driven Placement for Quasi Delay-Insensitive CircuitsFull-text access may be available. Sign in or learn about subscription options.pp. 45-52
Gate Sizing and Vth Assignment for Asynchronous Circuits Using Lagrangian RelaxationFull-text access may be available. Sign in or learn about subscription options.pp. 53-60
Analyzing Isochronic Forks with Potential CausalityFull-text access may be available. Sign in or learn about subscription options.pp. 69-76
Naturalized Communication and TestingFull-text access may be available. Sign in or learn about subscription options.pp. 77-84
AES Hardware-Software Co-design in WSNFull-text access may be available. Sign in or learn about subscription options.pp. 85-92
Low Power Monolithic 3D IC Design of Asynchronous AES CoreFull-text access may be available. Sign in or learn about subscription options.pp. 93-99
Deadlock Recovery in Asynchronous Networks on Chip in the Presence of Transient FaultsFull-text access may be available. Sign in or learn about subscription options.pp. 100-107
Increasing Impartiality and Robustness in High-Performance N-Way Asynchronous ArbitersFull-text access may be available. Sign in or learn about subscription options.pp. 108-115
Opportunistic Merge ElementFull-text access may be available. Sign in or learn about subscription options.pp. 116-123
Design and Analysis of Testable Mutual Exclusion ElementsFull-text access may be available. Sign in or learn about subscription options.pp. 124-131
Asynchronous Charge Sharing Power Consistent Montgomery MultiplierFull-text access may be available. Sign in or learn about subscription options.pp. 132-138
Non-volatility for Ultra-Low Power Asynchronous Circuits in Hybrid CMOS/Magnetic TechnologyFull-text access may be available. Sign in or learn about subscription options.pp. 139-146
Author indexFreely available from IEEE.pp. 147-147
[Publisher's information]Freely available from IEEE.pp. 148-148
Showing 30 out of 30